Design And Analysis Of Cmos Based RFIC Voltage Controlled Oscillator (VCO) For 1.9GHz Range CDMA Applications

Lee, Jen Huei (2005) Design And Analysis Of Cmos Based RFIC Voltage Controlled Oscillator (VCO) For 1.9GHz Range CDMA Applications. Project Report. Universiti Sains Malaysia, Pusat Pengajian Kejuruteraan Elektrik dan Elektronik. (Submitted)

[img]
Preview
PDF
Download (3MB) | Preview

Abstract

The objective of this paper is to present the Design and Analysis of CMOS Based RFIC Voltage Controlled Oscillator (VCO) for 1.9GHz Range for CDMA Application. The topology used to realize the oscillator is the Cross coupled differential LC tank negative trans-conductance voltage controlled oscillator. The design process begins from the choice of topology. After a topology is chosen, then the targeted specification is set. The circuit is simulated and optimized to meet the specifications. This is done in the schematic and simulation entry. After the simulation results are satisfied, and then the layout of the circuit is drawn. In the layout stage, design rules check (DRC) should always performed to make sure the layout follow the design rules. After DRC checking, the layout versus schematic (LVS) is performed to compare between schematic net list file and layout net list file. The final stage will be the additional of the bond pad into the layout. In chapter 1 of this paper, an introduction to transceiver architecture and Voltage controlled oscillator is given. The various topology described in the previous published paper to implement a Voltage Controlled Oscillator is compared between each other in Chapter 2. In chapter 3, the analysis of the Cross coupled differential LC tank negative trans-conductance topology used in the design of this paper is described. Chapter 4 discusses about the Phase Noise of the oscillator. The designed circuit is simulated using Cadence CAD tools and the design kit is supplied by Silterra Malaysia Sdn. Bhd (Silterra RF design kit, version 180804). The simulation results analysis are shown in chapter 5. The layout process is described in chapter 6 and finally chapter 7 gives the conclusion of the project.

Item Type: Monograph (Project Report)
Subjects: T Technology
T Technology > TK Electrical Engineering. Electronics. Nuclear Engineering
Divisions: Kampus Kejuruteraan (Engineering Campus) > Pusat Pengajian Kejuruteraaan Elektrik & Elektronik (School of Electrical & Electronic Engineering) > Monograph
Depositing User: Mr Engku Shahidil Engku Ab Rahman
Date Deposited: 28 Mar 2023 09:05
Last Modified: 28 Mar 2023 09:05
URI: http://eprints.usm.my/id/eprint/57601

Actions (login required)

View Item View Item
Share