A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector.
Chen , Hau Jiun and Azni Zulkifli, Tun Zainal and Abdul Aziz, Zulfiqar Ali and Mohd Noh, Norlaili (2004) A Monolithic 622MB/S Half Rate Clock And Data Recovery Circuit Utilizing A Novel Linear Phase Detector. In: Conference Proceedings : Analog And Digital Techniques In Electrical Engineering, 21-24 November 2004, Chiang Mai, Thailand .
Clock and data recovery (CDR) circuits are crucial components in high speed transceivers. In order to ensure synchronization between data and clock in the most economic way, clock information is embedded into the transmitted data stream.
Repository Staff Only: item control page