Bakar, Maya Abu (2015) Method For Validating The Integrity Of Clock Network Signal In Fpga Device. Masters thesis, Universiti Sains Malaysia.