Tan Tze Sin, Tze Sin (2017) Accelerated Verilog Simulator Using Application Specific Microprocessor. PhD thesis, Universiti Sains Malaysia.