A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology

Khoo , Boon Hee (2017) A 1.8v 10-Bit 100ms/S Fully Differential Pipelined Adc In Cmos 0.18um Process Technology. Masters thesis, Universiti Sains Malaysia.

[img]
Preview
PDF - Submitted Version
Download (1113Kb) | Preview

    Abstract

    The Bluetooth™ standards is one of the major driving forces of the short-range wireless communications market as well as home and office environments. There are many Bluetooth™ standards covering the signal bandwidth from 500 KHz to 25 MHz. For low frequency data sampling, SAR and Delta-Sigma ADC are preferred architecture for signal bandwidth of below 3 MHz and pipelined ADC is prefer for 5 MHz and above. This research is to deploy pipelined ADC as single architecture that able to cover Bluetooth™ standard from BT1.1 to BT4.0. The targeted sampling rate is 100MS/s with 10 bit resolution at 1.8V power and designed using Silterra CMOS 0.18um process. Flipped Voltage Follower (FVF) operational amplifier has been recommended as operational amplifier to achieve high sampling rate .Ten stages pipelined ADC was developed and tested at 50MS/s and 100MS/s. The sampling rate has achieved by measureable of 50MS/s and the power consumption is 54mW. Sampling rate can be increased further by improving the gain bandwidth of the FVF Op-Amp through the implementation of the digital calibration and common mode feedback (CMFB) circuit.

    Item Type: Thesis (Masters)
    Subjects: T Technology > TK Electrical Engineering. Electronics. Nuclear Engineering > TK1-9971 Electrical engineering. Electronics. Nuclear engineering
    Divisions: Kampus Kejuruteraan (Engineering Campus) > Pusat Pengajian Kejuruteraaan Elektrik & Elektronik (School of Electrical & Electronic Engineering) > Thesis
    Depositing User: Mr Mohd Fadli Abd Rahman
    Date Deposited: 08 Mar 2018 15:26
    Last Modified: 17 May 2018 11:09
    URI: http://eprints.usm.my/id/eprint/39410

    Actions (login required)

    View Item
    Share