Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA.

H. Salih, Muataz and Arshad, M. R. (2010) Embedded Parallel Systolic Architecture For Multi-Filtering Techniques Using FPGA. In: 2010 2nd International Conference on Electronic Computer Technology (ICECT 2010).

[img] PDF
Download (1MB)

Abstract

Computing systems typically suffer from delay in data processing.

Item Type: Conference or Workshop Item (Paper)
Subjects: T Technology > TK Electrical Engineering. Electronics. Nuclear Engineering > TK1-9971 Electrical engineering. Electronics. Nuclear engineering
Divisions: Kampus Kejuruteraan (Engineering Campus) > Pusat Pengajian Kejuruteraaan Elektrik & Elektronik (School of Electrical & Electronic Engineering) > Conference or Workshop Item
Depositing User: Mr Erwan Roslan
Date Deposited: 18 Apr 2011 05:57
Last Modified: 20 Nov 2017 07:22
URI: http://eprints.usm.my/id/eprint/21979

Actions (login required)

View Item View Item
Share