

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Pertama
Sidang 1990/91

Oktober /November 1990

EET 207 - Pemikroproses dan Peralatan Digit

Masa : [3 jam]

ARAHAN KEPADA CALON:

Sila pastikan bahawa kertas peperiksaan ini mengandungi 4 muka surat beserta LAMPIRAN (3 muka surat) bercetak dan ENAM (6) soalan sebelum anda memulakan peperiksaan ini.

Jawab LIMA (5) soalan.

Agihan markah bagi setiap soalan diberikan di sisi sebelah kanan sebagai peratusan daripada markah keseluruhan yang diperuntukkan bagi soalan berkenaan.

Jawab kesemua soalan di dalam Bahasa Malaysia.

...2/-

- Dua bait ingatan dikhaskan untuk menyimpan nilai 16 bit. Nilai ini diguna untuk membilang berapa kali suatu peristiwa luaran telah berlaku. BIL dan BIL + 1 adalah alamat yang digunakan untuk nilai 16 bit ini. Suatu lazim khidmat sampukan di alamat 38H akan meningkatkan kandungan BIL setiap kali ianya dipanggil.


Tulis lazim khidmat sampukan int. (50%)

Hasilkann perkakasan luaran untuk menyampuk 8085A dan memberi nilai vektor 38 H secara terus. Cuma guna masukan sampukan INTR.

(50%)

- Rajah 1 menunjukkan satu liang keluaran sistem 8085 yang dipandukan oleh hablur 2 MHz. Lampu L₃ yang disambungkan kepada bit 2 hendak dikelipkan dengan kadar 20 Hz (nisbah tanda ke ruang adalah sama). Keadaan lampu-lampu lain mestilah tidak berubah. Tulis satu aturcara bahasa penghimpun 8085A untuk melaksanakan ini.

(80%)



Rajah 1

Jika satu masa tunggu dimasukkan ke dalam setiap kitaran mesin apakah akibat di atas pemasaan.

(20%)

3. Pemikroproses 8085A mengguna talian AD₀ - AD₇ untuk membawa alamat dan data. Untuk mengasingkan komponen alamat dan data satu selak 8212 digunakan. Tunjukkan litar.

(50%)

Selak 8212 boleh digunakan sebagai liang masukan. Katakan satu liang masukan yang beralamat OFEH dikehendaki. Tunjukkan litar liang masukan ini termasuk dengan litar menyahkod alamat.

(50%)

4. Perkakasan penukar A/D boleh dihasilkan dari satu liang keluaran, satu liang masukan, penukar D/A dan pembanding. Tunjukkan rajah blok untuk sistem ini.

(50%)

Tuliskan aturcara bahasa penghimpun 8085A untuk penukar A/D dengan mengguna kaedah pembilang.

(50%)

5. Suruhan-suruhan pemikroproses 8085A boleh dikumpulkan dalam lima kumpulan. Nyatakan kumpulan-kumpulan ini dan terangkan fungsi setiap kumpulan suruhan.

(25%)

Satu jadual lompat diguna untuk menyimpan alamat masukan kepada enambelas sublazim. Nilai di antara 0 hingga 15 dalam penumpuk memilih lazim yang hendak dilaksanakan. Tulis satu aturcara dalam bahasa penghimpun 8085A untuk melakukan ini. Satu keadaan ralat akan dikembalikan dengan memasang bendera pembawa sekiranya nilai dalam penumpuk <0 atau >15.

(75%)

6. Terangkan bagaimana perpindahan data dilaksanakan dengan kawalan capaian ingatan cara langsung (DMA).

(30%)

Satu liang keluaran yang mengguna jabat salam hendak dilaksanakan.

Hasilkann litar untuk liang tersebut.

(35%)

Berikan aturcara bahasa penghimpun 8085A yang dapat menghantar data menerusi liang di atas dengan kaedah tinjauan.

(35%)

- oooOooo -


LAMPIRAN A

8212 8-BIT INPUT/OUTPUT PORT

- Fully Parallel 8-Bit Data Register and Buffer
- Service Request Flip-Flop for Interrupt Generation
- Low Input Load Current — .25mA Max.
- Three State Outputs
- Outputs Sink 15mA
- 3.65V Output High Voltage for Direct Interface to 8008, 8080A, or 8085A CPU
- Asynchronous Register Clear
- Replaces Buffers, Latches and Multiplexers in Microcomputer Systems
- Reduces System Package Count

The 8212 input/output port consists of an 8-bit latch with 3-state output buffers along with control and device selection logic. Also included is a service request flip-flop for the generation and control of interrupts to the microprocessor. The device is multimode in nature. It can be used to implement latches, gated buffers or multiplexers. Thus, all of the principal peripheral and input/output functions of a microcomputer system can be implemented with this device.


PIN CONFIGURATION



PIN NAMES

DI ₁ D ₄	DATA IN
DO ₁ DO ₄	DATA OUT
DS ₁ DS ₂	DEVICE SELECT
MD	MODE
STB	STROBE
INT	INTERRUPT ACTIVE LOW
CLR	CLEAR ACTIVE LOW

LOGIC DIAGRAM



LAMPIRAN B

INSTRUCTION TIMINGS

Mnemonic	Description	Clock(2) Cycles	Mnemonic	Description	Clock(2) Cycles	Mnemonic	Description	Clock(2) Cycles
MOVE, LOAD, AND STORE								
MOV r/r	Move register to register	4	CNC	Call on no carry	9/18	SBB r	Subtract register from A with borrow	4
MOV M,r	Move register to memory	7	CZ	Call on zero	9/18	SUB M	Subtract memory from A	7
MOV r,M	Move memory to register	7	CNZ	Call on no zero	9/18	SBB M	Subtract memory from A with borrow	7
MVI r	Move immediate register	7	CP	Call on positive	9/18	SUI	Subtract immediate from A	7
MVI M	Move immediate memory	10	CM	Call on minus	9/18	SBI	Subtract immediate from A with borrow	7
LXI B	Load immediate register	10	CPE	Call on parity even	9/18			
	Pair B & C		CPO	Call on parity odd	9/18			
LXI D	Load immediate register	10	RETURN					
	Pair D & E		RET	Return	10	LOGICAL		
LXI H	Load immediate register	10	RC	Return on carry	6/12	ANAr	And register with A	4
	Pair H & L		RNC	Return on no carry	6/12	XRAr	Exclusive OR register with A	4
LXI SP	Load immediate stack pointer	10	RZ	Return on zero	6/12	DRAr	OR register with A	4
			RNZ	Return on no zero	6/12	CMPr	Compare register with A	4
STAX B	Store A indirect	7	RP	Return on positive	6/12	ANAM	And memory with A	7
STAX D	Store A indirect	7	RM	Return on minus	6/12	XRAM	Exclusive OR memory with A	7
LDAX B	Load A indirect	7	RPE	Return on parity even	6/12			
LDAX D	Load A indirect	7	RPO	Return on parity odd	6/12			
STA	Store A direct	13	RESTART			DRA M	OR memory with A	7
LDA	Load A direct	13	RST	Restart	12	CMPM	Compare memory with A	7
SHLD	Store H & L direct	16	INPUT/OUTPUT			ANI	And immediate with A	7
LHLD	Load H & L direct	16	IN	Input	10	XRI	Exclusive OR immediate with A	7
XCHG	Exchange D & E, H & L Registers	4	OUT	Output	10	ORI	OR immediate with A	7
STACK OPS								
PUSH B	Push register Pair B & C on stack	12	INR r	Increment register	4	CPI	Compare immediate with A	7
PUSH D	Push register Pair D & E on stack	12	DCR r	Decrement register	4	ROTATE		
PUSH H	Push register Pair H & L on stack	12	INRM	Increment memory	10	RLC	Rotate A left	4
PUSH PSW	Push A and Flags on stack	12	DCRM	Decrement memory	10	RRD	Rotate A right	4
POP B	Pop register Pair B & C off stack	10	INXB	Increment B & C registers	6	RAL	Rotate A left through carry	6
POP D	Pop register Pair D & E off stack	10	INXD	Increment D & E registers	6	RAR	Rotate A right through carry	4
POP H	Pop register Pair H & L off stack	10	INXH	Increment H & L registers	6	SPECIALS		
POP PSW	Pop A and Flags off stack	10	INXSP	Increment stack pointer	6	CMA	Complement A	4
XTHL	Exchange top of stack, H & L	16	DCXB	Decrement B & C	6	STC	Set carry	4
SPHL	H & L to stack pointer	6	DCXD	Decrement D & E	6	CMC	Complement carry	4
JUMP			DCXH	Decrement H & L	6	DAA	Decimal adjust A	4
JMP	Jump unconditional	10	DCXSP	Decrement stack pointer	6	CONTROL		
JC	Jump on carry	7/10	ADD			EI	Enable Interrupt	4
JNC	Jump on no carry	7/10	ADD r	Add register to A	4	DI	Disable Interrupt	4
JZ	Jump on zero	7/10	AOCr	Add register to A with carry	4	NOP	No-operation	4
JNZ	Jump on no zero	7/10	ADDM	Add memory to A	7	HLT	Halt	5
JP	Jump on positive	7/10	ADCm	Add memory to A with carry	7	NEW 8085A INSTRUCTIONS		
JM	Jump on minus	7/10	ADI	Add immediate to A	7	RIM	Read Interrupt Mask	4
JPE	Jump on parity even	7/10	ACI	Add immediate to A with carry	7	SIM	Set Interrupt Mask	4
JPO	Jump on parity odd	7/10	DAD B	Add B & C to H & L	10			
PCHL	H & L to program counter	6	DAD D	Add D & E to H & L	10			
CALL			DAD H	Add H & L to H & L	10			
CALL	Call unconditional	18	DAD SP	Add stack pointer to H & L	10			
CC	Call on carry	9/18	SUBT					
			SUB r	Subtract register from A	4			

NOTES: 1. COS or SSS: B 000, C 001, D 010, E 011, H 100, L 101, Memory 110, A 111.

2. Two possible cycle times (6/12) indicate instruction cycles dependent on condition flags.

*All mnemonics copyright © Intel Corporation 1977

LAMPIRAN C

HEXADECIMAL CODING CHART

DATA TRANSFER GROUP

Move	Move (cont)	Move Immediate
MOV [A,A 7F A,B 78 A,C 79 A,D 7A A,E 7B A,H 7C A,L 7D A,M 7E]	MOV [E,A 5F E,B 58 E,C 59 E,D 5A E,E 5B E,H 5C E,L 5D E,M 5E]	MVI [A, byte 3E B, byte 06 C, byte 0E D, byte 16 E, byte 1E H, byte 28 L, byte 2E M, byte 36]
MOV [B,A 47 B,B 40 B,C 41 B,D 42 B,E 43 B,H 44 B,L 45 B,M 46]	MOV [H,A 67 H,B 60 H,C 61 H,D 62 H,E 63 H,H 64 H,L 65 H,M 66]	LXI [Load Immediate B, dbl 01 D, dbl 11 H, dbl 21 SP, dbl 31]
MOV [C,A 4F C,B 48 C,C 49 C,D 4A C,E 4B C,H 4C C,L 4D C,M 4E]	MOV [LA 6F LB 68 LC 69 LD 6A LE 6B LH 6C LL 6D LM 6E]	Load/Store LDAX B 0A LDAX D 1A LHLD adr 2A LDA adr 3A
MOV [D,A 57 D,B 50 D,C 51 D,D 52 D,E 53 D,H 54 D,L 55 D,M 56]	MOV [M,A 77 M,B 70 M,C 71 M,D 72 M,E 73 M,H 74 M,L 75]	STAX B 02 STAX D 12 SHLD adr 22 STA adr 32
XCHG EB		

byte = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 2-byte instructions).

dbl = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions).

adr = 16-bit add res (Second and Third bytes of 3-byte instructions).

addr = 16-bit add res (Second and Third bytes of 3-byte instructions).

ARITHMETIC AND LOGICAL GROUP

Add	Increment	Logical
ADD [A 87 B 80 C 81 D 82 E 83 H 84 L 85 M 86]	INR [A 3C B 04 C 0C D 14 E 1C H 24 L 2C M 34]	ANA [A A7 B A0 C A1 D A2 E A3 H A4 L A5 M A6]
ADC [A 9F B 88 C 89 D 8A E 8B H 8C L 8D M 8E]	INX [B 03 D 13 H 23 SP 33]	XRA [A AF B AB C A9 D AA E AB H AC L AD M AE]
SUB [A 97 S 90 C 91 D 92 E 93 H 94 L 95 M 96]	DCR [D 15 E 1D H 25 L 2D M 35]	ORA [A B7 B B0 C B1 D B2 E B3 H B4 L B5 M B6]
SBB [A 9F B 98 C 99 D 9A E 9B H 9C L 9D M 9E]	DCX [B 0B D 18 H 2B SP 3B]	CMP [A BF B BB C B9 D BA E BB H BC L BD M BE]
	DAA 27 CMA 2F STC 37 CMC 3F	Arith & Logical immediate
DAD [B 09 D 19 H 29 SP 39]	Double Add RLC 07 RRC 0F RAL 17 RAR 1F	ADI byte C6 ACI byte CE SUI byte D6 SBI byte DE ANI byte E6 XRI byte EE ORI byte F6 CPI byte FE
	Rotate	

BRANCH CONTROL GROUP

Jump	Return
JMP adr C3	RET C9
JNZ adr C2	RNZ C0
JZ adr CA	RZ C8
JNC adr D2	RNC D0
JC adr DA	RC D8
JPO adr E2	RPO E0
JPE adr EA	RPE E8
JP adr F2	RP F0
JM adr FA	RM F8
PCHL E9	
Call	
CALL adr CD	
CNZ adr C4	
CZ adr CC	
CNC adr D4	
CC adr DC	
CPO adr E4	
CPE adr EC	
CP adr F4	
CM adr FC	
Restart	
RST	[0 C7 1 CF 2 D7 3 DF 4 E7 5 EF 6 F7 7 FF]

I/O AND MACHINE CONTROL

Stack Ops	Control
PUSH [B C5 D D5 H E5 PSW F5]	DI F3 EI FB NOP 00 HLT 76
POP [B C1 D D1 H E1 PSW F1]	New Instructions (8025 Only)
XTHL E3 SPHL F9	RIM 20 SIM 30