# Fabrication and Electrical Characterization of Silicon Bipolar Transistors in a 0.5-µm based BiCMOS Technology

Alhan Farhanah Abdul Rahim, Ahmad Ismat Abdul Rahim, Md. Roslan Hashim<sup>\*</sup>, Shahrul Aman Mohd. Saari , Mohd. Rais Ahmad, Mohd. Zahrin Abdul Wahab<sup>#</sup> , Wan Sabeng Wan Adini<sup>#</sup> and Mohd. Ismahadi Syono<sup>\*</sup>.

Microelectronics Laboratory (MEL) or <sup>\*</sup>MIMOS Semiconductor (MySem), MIMOS Berhad, Technology Park Malaysia, 57000 Kuala Lumpur, Malaysia. Fax: 603-89660387, email: <u>ismat@mimos.my</u>

\*Solid State and Applied Physics Group. School of Physics, Universiti Sains Malaysia, 11800 Minden, Penang, Malaysia, email: roslan@usm.my

Abstract - Bipolar transistors are well known for its high current driving capability and current gains, while CMOS transistors are dominant in the integrated circuit market because of its low power consumption and small size advantage. The combination of both types of transistor on the same chip provides a high performance circuit with a high packing density. In this work 0.5-µm BiCMOS technology is fully utilized to realize silicon bipolar transistors fabricated for the first time in Malaysia. Significant improvements in electrical device performance can be achieved by optimizing the emitter drive-in temperature and choice of annealing system.

### I. Introduction

BiCMOS technology has emerged has a natural way of merging the best features of bipolar and CMOS devices into a design methodology which is more powerful than either of the two separate components by themselves [1]. The growing market of high frequency IC's mixed-signal ranging from telecommunication circuits, wireless products, high speed networked computing systems, high speed data acquisition systems, to global positioning system receivers, etc. has attracted many IC vendors to develop high performance mixed-signal BICMOS technology [2]. BICMOS also used in advanced is microprocessors [3],[4]. The idea here is to use CMOS for most of the circuits, but "sprinkle" in bipolars where they provide most performance leverage. This approach requires sophisticated design tools in order to make the most judicious use of the bipolar devices.

In this paper, preliminary electrical results of Si bipolar transistors obtained in a 0.5-µm based BiCMOS technology is presented. Electrical results in the form of Gummel plots and output characteristics are presented to demonstrate the high performance achievable. The effect of varying the emitter drive-in temperature on the electrical characteristics is also presented.

# II. Experimental procedure

The *npn* bipolar transistors were fabricated in a 0.5-µm BiCMOS technology [5]. Table 1 is a summary of the process flow, where the first and third columns show processing steps for the formation of the CMOS and bipolar devices respectively. The second column shows processing steps that are common to both types of devices.

The starting material is p-type <100>, 10-20  $\Omega$ .cm, 150mm wafers. The base region was formed by implanting (4x) 4.0 x 10<sup>12</sup> cm<sup>-2</sup> Boron at 20KeV through 11nm of screen oxide. 230nm of spacer oxide was then deposited, followed by base annealing at 800°C for 30 minutes in dry N<sub>2</sub>.

# 0-7803-6430-9/00/\$10.00 ©2000 IEEE

The emitter window was formed by wet etching in BOE solution. Prior to 300nm undoped polysilicon deposition, all wafers were given a standard HF clean. The undoped polysilicon was deposited in a ASM 400 horizontal furnace at a temperature of  $610^{\circ}$ C. The polysilicon was doped by implanting 4.0 x  $10^{16}$  cm<sup>-2</sup> Arsenic at 80KeV. After polysilicon patterning and PECVD oxide deposition, the wafers were given an emitter drive-in at either 930°C for 3 min. (furnace anneal (FA)) or 970°C for 1 min. (Rapid Thermal Annealling (RTA)), all in dry N<sub>2</sub>. The RTA machine used was a SSTEACH 8200. The process was completed by contact hole formation and metallization.

Figure 1 shows a schematic diagram of the resulting 0.5- $\mu$ m BiCMOS device architecture used in this work.

	BICMOS	
CMOS		Bipolar
		<ol> <li>1) 1" alignment mark</li> <li>2) n ' Buried Collector.</li> <li>3) p-epitaxial laver</li> </ol>
	4) 2 <sup>67</sup> augnment mark	
5) n-well 6) p-well		
		7) n collector
	8) Well drive-in	
		9) n+ collector plug
	10) Active region 11) n-channel stop 12) LOCOS	
		13) Gate oxidation
. 14) n-channel doping 15) p-channel doping 16) Polysilicon gate 17) n- LDD		
······		18) Base Formation
	19) Spacer Oxide deposition	
		20) Emitter window 21) Undoped PolySi dep 22) Arsenic implant 23) PolySi etching 24) Emitter drive-in
	25) Sidewall Spacer 26) S/D n= diffusion	
27) P+ ion implant	1	
	28) S/D p+ diffusion	
29) B+ ion implant		
	30) Metallization	

Table 1: Summary of the 0.5-µm BiCMOS process flow.



p-Si substrate

# Figure 1: Schematic diagram of the 0.5-µm BiCMOS device architecture.

Electrical characterisation in the form of Gummel plots and output characteristics was performed on a Keithley Source Measuring Unit Model 236 attached to a personal computer at T=300K. Some of the electrical device parameters was extracted using a Hewlett-Packard DC Parametric Automatic Wafer Tester Model 4062.

# III. Results and discussion

Figure 2 shows Gummel plots for the two types of transistor. It is observed that there is a slight difference in the base current, i.e the transistor given an emitter drive-in of  $930^{\circ}$ C for 3 min. (FA) has a greater base current ideality factor, (n<sub>B</sub>=1.061) compared to the 970°C, 1 min. (RTA) transistor (n<sub>B</sub>=1.045). However, there exists a large difference in the collector current. The transistor given an emitter drive-in at 930°C for 3 min. (FA) exhibits a very non-ideal collector current (n<sub>C</sub>=1.125) compared to the 970°C, 1 min. (RTA) transistor (n<sub>C</sub>=1.080); as shown by the extracted values of collector



current ideality factor, n<sub>C</sub>.

Figure 2: Gummel plots for the two types of transistor. ( $V_{CB}=0V$ , T=300K,  $A_E=0.6\mu m$  x 6  $\mu m$ ).

The almost identical base current obtained for the two types of transistor can be explained by the identical polysilicon emitter processing. In particular, all transistors received the same HF interface treatment prior to undoped polysilicon deposition. This results in almost identical polysilicon/silicon structure, hence producing almost similar base currents [6].

The non-ideal collector and base currents for the transistor given an emitter drive-in at  $930^{\circ}$ C for 3 min. (FA), could be due to insufficient doping at the perimeter of the emitter. The results suggest that at a temperature of  $930^{\circ}$ C, the Arsenic dopants in the polysilicon do not diffuse deep enough into the substrate hence producing a non-uniform emitter/base junction. This in turn causes the base and collector currents to become non-ideal [7]. Increasing the emitter drive-in temperature to  $970^{\circ}$ C, 1 min. by RTA improves the ideality factor of the base and collector currents (as shown in figure 2): as a more uniform emitter/base junction is formed.

Figure 2 also shows that the collector current ideality factor,  $n_c$  is larger than that for the base current,  $n_B$  for both types of transistor. One possible reason for this phenomena to arise is that there could be possible leakage currents contributing towards the overall collector current, caused by defects at the base-collector junctions. The defects could have been induced during Boron implantation into the single-crystal silicon to form the base region [8], [9]. This will result in a non-ideal collector current. Further investigations is required to confirm this effect.



Figure 3: Current gain,  $\beta$  vs. I<sub>C</sub> for the two types of transistor (T=300K).

Figure 3 shows the current gain,  $\beta$  as a function of collector current for the two types of transistor. It can be seen that  $\beta$  for the transistor given an emitter drive-in at 970°C for 1 min. (RTA) is almost constant for the range of collector current shown, with a mean value of 250. As for the transistor given an emitter drive-in at 930°C for 3 min. (FA), the  $\beta$  shows unstable characteristics over the collector current range. The increase in  $\beta$  with decreasing collector current can be explained by the very non-ideal collector current obtained.



Figure 4: Output characteristics for the two types of transistor ( $\Delta I_B=10\mu A$ , T=300K).

Figure 4 shows output characteristics ( $I_C$  vs.  $V_{CE}$ ) for the two types of transistor. Again this figure clearly shows that an emitter drive-in at 970°C, 1min. (RTA) produces a much flatter collector current and improves the output characteristics significantly. Higher breakdown and Early voltages are obtained compared to the transistor given an emitter drive-in at 930°C, 3 min. (FA). This is of course desirable for both analog and digital applications [10].

Table 2 shows electrical device parameters of the two types of transistor extracted automatically using the DC parametric tester. It can be seen the transistor given an emitter drivein at 970°C, 1 min. (RTA) has better overall values compared with those of the transistor with an emitter drive-in at 930°C, 3 min. (FA). Note that the emitter, base and collector resistances obtained are acceptably low for high performance operation which indicate that the transistors fabricated are suitable for both digital and analog applications.

	930°C, 3 min. (FA)	970⁰C, 1 min. (RTA)
Emitter Resistance. $R_E(\Omega)$	8.8	10.3
Collector Resistance. $R_{C}(\Omega)$	81.8	79.4
Base Sheet Resistance, $R_{BS}$ (k $\Omega$ / )	4.3	4.2
C-E breakdown voltage. BV <sub>CEO</sub> (V)	6.27	6.50
C-B breakdown voltage. BV <sub>CBO</sub> (V)	17.37	17.50
E-B breakdown voltage. BV <sub>EBO</sub> (V)	5.38	5.25
Early Voltage, E <sub>A</sub> (V)	29.0	30.6

Table 2: Extracted device parameters obtained for the two types of transistor ( $A_E$ =0.6µm x 10 µm, T=300K).

#### IV. Conclusions

Preliminary electrical results of silicon bipolar transistors obtained in a 0.5-um based BiCMOS technology has been presented. It is shown that significant improvements in device performance can be achieved by optimising the emitter drive-in temperature. In particular it has been demonstrated that an emitter drive-in at 970°C, 1min. by Rapid Thermal Annealing (RTA) compared to 930°C, 3min. by Furnace Annealing (FA) improves the electrical characteristics of the transistor. However, further investigations is required to identify the reason for the collector current ideality factor, n<sub>c</sub> being larger than the base current ideality factor, n<sub>B</sub>.

In summary it can be concluded that it is possible to obtain high performance silicon bipolar transistors suitable for both digital and analog applications in a 0.5-um based BiCMOS technology.

# Acknowledgements

The authors would like to thank the staff of MySem Wafer Fabrication for processing of the wafers.

### References

- A. R. Alvarez, "BiCMOS technology and applications". Kluwer Academic Publishers, 1989.
- [2]. R. Hadaway et al, "BiCMOS technology for telecommunications." Proc. Bipolar Circuit and Tech. Meeting, pp. 159, 1993.
- [3]. F. Abu-Nofal *et al.*, "A three-milliontransistor microprocessor," ISSCC Tech. Dig., pp. 108-109, 1992.
- [4]. O. Nishii *et al.*, "A 1.000 MIPS BiCMOS microprocessor with superscalar architecture", ISSCC Tech. Dig., pp. 114-115, 1992.
- [5]."MIMOS Semiconductor Foundry Service", http://www.misem.com.
- [6] P.Ashburn, "Design and realization of bipolar transistors," John Wiley and Sons, 1988.
- [7] J.N.Burghatz et al., "Identification of depletion and emitter plug effects in deepsubmicrometer, shallow junction polysilicon emitter bipolar transistors," IEEE Trans. Electron Devices, vol.13, no. 6, pp.1477-1488, June, 1992.
- [8] P. Ashburn *et al*, "Effects of dislocations in silicon transistors with implanted bases," Solid State Electronics, vol.20, pp.731, 1977.
- [9] T.E. Seidel. "Transistors with boron bases predeposited by ion implantation and annealed in various oxygen ambients," IEEE Trans. Electron Devices, vol.24, no. 6, pp.717. June, 1977.
- [10] S. Wolf, "Silicon Processing for the VLSI Era, Volume 2: Process Integration," Lattice Press, pp.466, 1990.