

**INVESTIGATION OF RADIO FREQUENCY
MAGNETRON SPUTTERED THULIUM OXIDE
PASSIVATION LAYER ON SILICON AND 4H-
SILICON CARBIDE SUBSTRATES**

DENG JUNCHEN

UNIVERSITI SAINS MALAYSIA

2025

**INVESTIGATION OF RADIO FREQUENCY
MAGNETRON SPUTTERED THULIUM OXIDE
PASSIVATION LAYER ON SILICON AND 4H-
SILICON CARBIDE SUBSTRATES**

by

DENG JUNCHEN

**Thesis submitted in fulfilment of the requirements
for the degree of
Doctor of Philosophy**

August 2025

DECLARATION

I hereby declare that this thesis, submitted to Universiti Sains Malaysia as partial fulfilment of the requirement for the Doctor of Philosophy, has not been submitted to any other Universities or Institutions for any degrees. I also declare that the work described herein is based on my original work, except for quotations and citations that have been duly acknowledged.



Deng Junchen

Date: 27/08/2025

ACKNOWLEDGEMENT

First and foremost, I would like to express my gratitude to my supervisor, Assoc. prof. Dr. Quah Hock Jin, for sharing his extensive knowledge in the field of metal-oxide-semiconductor devices. His invaluable advice, encouragement, and constructive feedback were instrumental in my success during my PhD research at the Institute of Nano Optoelectronics Research and Technology (INOR), Universiti Sains Malaysia (USM). Furthermore, I greatly appreciated the financial support from Ministry of Higher Education Malaysia for Fundamental Research Grant Scheme (FRGS) with Project Code: FRGS/1/2023/STG05/USM/02/8. I am also thankful to the Director of INOR, Associate Professor Ts. Dr. Mohd Zamir Pakhuruddin, and all the academic and administrative staff for their support and assistance. I greatly appreciate the significant contributions and collaboration from Associate Professor Dr. Lim Way Foong throughout my studies.

Additionally, I want to extend my appreciation to the research officers and science officers from INOR and Nano-optoelectronic Research (NOR) lab at the School of Physics, for their continuous support in completing my research. I also want to thank my university colleagues, Mr. Abdul Shekkeer, Ms. Puteri Haslinda, Ms. Ainita Rozati, Mr. Alghareeb Abbas, and Ms. Zhang Songhua, for their encouragement and collaboration. Not forgetting also, I acknowledge the financial support provided by USM through the Graduate Student Financial Assistant program.

Last but not the least, I would like to express my deepest love for my family, especially my wife. Without their unwavering companionship and encouragement, I might not have been able to complete my PhD on time. Words can hardly capture my gratitude for their constant love and immense support over the years.

TABLE OF CONTENTS

ACKNOWLEDGEMENT	ii
TABLE OF CONTENTS.....	iii
LIST OF TABLES	vii
LIST OF FIGURES	ix
LIST OF ABBREVIATIONS	xvii
LIST OF SYOMBLs	xix
ABSTRAK	xx
ABSTRACT	xxii
CHAPTER 1 INTRODUCTION	1
1.1 Overview	1
1.2 Problem Statement	2
1.3 Research Objectives	4
1.4 Research Scope	4
1.5 Thesis Outline	5
CHAPTER 2 LITERATURE REVIEW	6
2.1 Introduction	6
2.2 The Escalating Demand and Challenge for Si-Based Power Devices	7
2.2.1 Potential of SiC as the WBG Semiconductor	8
2.2.2 Unlocking the Potential of SiC-Based MOS Power Devices	11
2.2.3 Material Properties of SiC.....	13
2.3 4H-SiC Surface Passivation by Silicon Dioxide (SiO ₂).....	17
2.3.1 Post-Oxide Annealing on 4H-SiC/SiO ₂ MOS Capacitors.....	18
2.3.2 The Limitation from SiO ₂	25
2.4 High Dielectric Constant (<i>k</i>) Passivation Layer on 4H-SiC	26

2.4.1	Development of High- <i>k</i> Passivation Layer on 4H-SiC	26
2.4.1(a)	Al ₂ O ₃ Passivation Layer on n-type 4H-SiC	27
2.4.1(b)	AlN Passivation Layer on n-type 4H-SiC	29
2.4.1(c)	HfO ₂ Passivation Layer on n-type 4H-SiC	30
2.4.1(d)	ZrO ₂ Passivation Layer on n-type 4H-SiC	31
2.4.1(e)	Ta ₂ O ₅ Passivation Layer on n-type 4H-SiC	32
2.4.1(f)	Rare Earth Oxides on 4H-SiC	35
2.5	Thulium Oxide (Tm ₂ O ₃)	40
2.5.1	Materials Properties of Tm ₂ O ₃	40
2.5.2	Application of Tm ₂ O ₃	43
2.5.3	Tm ₂ O ₃ as High- <i>k</i> Passivation Layer	44
2.5.4	Effect of Post-deposition Annealing on Optimizing Tm ₂ O ₃ Passivation Layer Characteristics	52
CHAPTER 3 MATERIALS AND METHODOLOGY		56
3.1	Overview	56
3.2	Substrate Cleaning	59
3.2.1	Substrate	59
3.2.2	Chemicals for Substrate Cleaning	60
3.2.3	Substrate Cleaning Procedure	60
3.3	Deposition of Tm ₂ O ₃ Passivation Layer using Radio Frequency (RF) Magnetron Sputtering	63
3.3.1	Material for Deposition of Tm ₂ O ₃ Passivation Layer	64
3.4	Post-Deposition Annealing of Tm ₂ O ₃ Passivation Layer	64
3.4.1	Gases for Post-Deposition Annealing	66
3.5	Aluminum (Al) Contact Deposition	67
3.5.1	Material for Al Contact Deposition	68
3.6	Characterization of Tm ₂ O ₃ Passivation Layer	68
3.6.1	GIXRD	69

3.6.2	XRR	72
3.6.3	FESEM.....	73
3.6.4	UV-Vis Spectroscopy	74
3.6.5	AFM	74
3.6.6	XPS	75
3.6.7	EDX	76
3.6.8	<i>C-V</i> Characterization	77
3.6.9	<i>I-V</i> Characterization	82
CHAPTER 4 RESULTS AND DISCUSSION: SILICON-BASED MOS CAPACITOR		83
4.1	Introduction	83
4.2	Effect of Annealing Temperature on Tm ₂ O ₃ Passivation Layer on Si Substrate.....	83
4.2.1	Structural, Morphological, and Optical Characteristics.....	83
4.2.2	Electrical Characteristics of Si/Tm ₂ O ₃ /Al MOS Capacitor	101
4.2.3	Summary	110
4.3	Effect of Annealing Ambient on Tm ₂ O ₃ Passivation Layer on Si Substrate.....	111
4.3.1	Structural, Morphological, and Optical Characteristics.....	111
4.3.2	Electrical Characteristics of Si/Tm ₂ O ₃ /Al MOS Capacitor	126
4.3.3	Summary	137
4.4	Effect of FGOFG Annealing Temperature on Tm ₂ O ₃ Passivation Layer on Si Substrate	138
4.4.1	Structural, Morphological, and Optical Characteristics.....	138
4.4.2	Electrical Characteristics of Si/Tm ₂ O ₃ /Al MOS Capacitor	151
4.4.3	Summary	161
CHAPTER 5 RESULTS AND DISCUSSION: SILICON CARBIDE-BASED MOS CAPACITOR		162
5.1	Introduction	162

5.2	Effect of Annealing Temperature on Tm_2O_3 Passivation Layer on 4H-SiC Substrate.....	162
5.2.1	Structural, Morphological, Optical, and Chemical Characteristics	162
5.2.2	Electrical Characteristics of 4H-SiC/ Tm_2O_3 /Al MOS Capacitor	182
5.2.3	Summary	192
5.3	Effect of Dual Stage Annealing Process on Tm_2O_3 passivation layer on 4H-SiC Substrate.....	193
5.3.1	Structural, Morphological, Optical, and Chemical Characteristics	194
5.3.2	Electrical Characteristics of 4H-SiC/ Tm_2O_3 /Al MOS Capacitor	212
5.3.3	Summary	224
CHAPTER 6 CONCLUSION AND FUTURE RECOMMENDATION		225
6.1	Conclusion	225
6.2	Recommendation for Future Research.....	228
REFERENCES.....		229
LIST OF PUBLICATIONS		

LIST OF TABLES

	Page
Table 2.1 Materials properties of 4H-SiC with Si, GaN and Diamond (Donato <i>et al.</i> , 2020; Kaminski <i>et al.</i> , 2014).	10
Table 2.2 Materials properties of Si, 3C-SiC, 4H-SiC, and 6H-SiC (Donato <i>et al.</i> , 2020; Idris, 2018; Langpoklakpam <i>et al.</i> , 2022).	16
Table 2.3 Various parameters of thermal oxidized SiO ₂ on 4H-SiC substrate in previous literatures.	23
Table 2.4 Various high- <i>k</i> PLs on n-type 4H-SiC substrate in previous literatures.	33
Table 2.5 Various parameters of REOs PL on 4H-SiC substrate in previous literatures.	39
Table 2.6 Some parameters of C-type Tm ₂ O ₃ (Medenbach <i>et al.</i> , 2001).	42
Table 2.7 Various parameters of Tm ₂ O ₃ PLs on various semiconductor substrates in previous literatures.	50
Table 3.1 Specification of substrates used in the present work.	60
Table 3.2 Chemicals for Si and 4H-SiC substrate cleaning.	60
Table 3.3 Standard RCA cleaning procedures for Si and 4H-SiC substrates.	62
Table 3.4 Materials for deposition procedure.....	64
Table 3.5 Materials for PDA process.....	66
Table 3.6 Materials for Al contact deposition.	68
Table 3.7 Type of Characterization Technique.....	69
Table 4.1 Atomic percentage (at%) of elements present in as-deposited and Tm ₂ O ₃ PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.	87
Table 4.2 GIXRD diffraction angle of standard and Tm ₂ O ₃ PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	88
Table 4.3 XRR fitting results of as-deposited and Tm ₂ O ₃ PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	93

Table 4.4	GIXRD diffraction angle of Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.....	113
Table 4.5	Atomic percentage (at%) of oxygen, nitrogen, and thulium in as-deposited and Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.	114
Table 4.6	GIXRD diffraction angle of standard and Tm_2O_3 PLs subjected to PDA FGOFG at 500°C, 600°C, 700°C, and 800°C.	140
Table 4.7	Atomic percentage (at%) of elements present for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.	142
Table 5.1	GIXRD diffraction angle of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm_2O_3 PLs on 4H-SiC substrate.....	163
Table 5.2	Atomic percentage (at%) of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm_2O_3 PLs on 4H-SiC substrate.....	170
Table 5.3	GIXRD diffraction angle of Tm_2O_3 PLs on 4H-SiC substrate subjected to RTP at 600, 700, 800, and 900°C, followed by normal annealing in FGOFG ambient at 800°C. The standard data form ICDD file for comparison.....	195
Table 5.4	Atomic percentage (at%) of Tm_2O_3 PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.	200

LIST OF FIGURES

	Page
Figure 2.1	The milestones of the development process of SiC power electronic devices (Guo <i>et al.</i> , 2019)..... 11
Figure 2.2	The building block of SiC crystals (Saddow <i>et al.</i> , 2004)..... 14
Figure 2.3	The stacking sequences of SiC polytypes: 3C-SiC, 4H-SiC, and 6H-SiC (Winkelmann <i>et al.</i> , 2004)..... 15
Figure 2.4	The k and E_g of REOs (Goh <i>et al.</i> , 2017; Iwai, Ohmi, <i>et al.</i> , 2002; Ohmi <i>et al.</i> , 2001). The gray dots lines are reference lines for $k = 12$ and $E_g = 5$ eV. 35
Figure 2.5	The unit cell diagram for (a) cubic C-type Tm_2O_3 . (b) the distribution of Tm, O atoms and V_o in the unit cell of cubic C-type Tm_2O_3 . (c) hexagonal A-type Tm_2O_3 . (Rahm <i>et al.</i> , 2009). 42
Figure 3.1	An overview of research methodology in this research work. 56
Figure 3.2	Design of experiments for part 1. 58
Figure 3.3	Design of experiments for part 2. 59
Figure 3.4	PDA temperatures, gas combination, gas flow rate and dwelling time employed in this work. 65
Figure 3.5	A comparison schematic of conventional XRD and GIXRD (Stabrawa <i>et al.</i> , 2019)..... 70
Figure 3.6	Schematic diagram of the XPS process (Watts <i>et al.</i> , 2003). 76
Figure 4.1	GIXRD patterns of as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C..... 84
Figure 4.2	T_{hkl} of Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C. 85
Figure 4.3	Lattice parameter (a) of Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C. 86
Figure 4.4	Cross-sectional FESEM images of (a) as-deposited Tm_2O_3 PL and Tm_2O_3 PLs post-deposition annealed at (b) 500°C, (c) 600°C, (d) 700°C, and (e) 800°C. Figure 4.4 (f) shows the typical FESEM image of Tm_2O_3 PLs subjected to post deposition annealing in NON at 700°C..... 90

Figure 4.5	Total oxide thickness of the as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	91
Figure 4.6	Arrhenius plots for activation energy of as-deposited and Tm_2O_3 PLs subjected to PDA in NON from as-deposited to 600°C, and from 600 to 800°C (inset).....	92
Figure 4.7	XRR fitting patterns of as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	94
Figure 4.8	Crystallite size (D) and microstrain (ϵ) of Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	95
Figure 4.9	3-dimensional AFM surface topography of (a) as-deposited and Tm_2O_3 PLs subjected to PDA at (b) 500°C, (c) 600°C, (d) 700°C, and (e) 800°C. RMS roughness of investigated PLs is presented in Figure 4.9 (f).....	98
Figure 4.10	E^D and E^{ID} of as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	100
Figure 4.11	High frequency (1 MHz) $C-V$ curves for as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	101
Figure 4.12	Q_{eff} and STD present in as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	103
Figure 4.13	Dielectric constant (k) values calculated for as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	105
Figure 4.14	D_{it} calculated using Terman's method for as-deposited and Tm_2O_3 PLs subjected to PDA in NON at 500°C, 600°C, 700°C, and 800°C.....	108
Figure 4.15	$J-E$ characteristics of the Tm_2O_3 PLs annealed NON ambient at 500°C, 600°C, 700°C, and 800°C.....	109
Figure 4.16	GIXRD patterns of Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.....	112
Figure 4.17	Lattice parameter (a) for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.....	114
Figure 4.18	XRR fitting patterns for Tm_2O_3 PLs experienced (a) NON, (b) FGOFG, and (c) ArOAr annealing at 700°C.....	116
Figure 4.19	Total oxide thickness measured from cross-sectional FESEM images as well as the total thickness, Tm_2O_3 layer thickness, and SiO_2 IL thickness extracted from fitting XRR for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.....	117

Figure 4.20	Cross-sectional FESEM images for Tm_2O_3 PLs annealed at 700°C in different ambient of (a) NON, (b) FGOFG, and (c) ArOAr ambient.	120
Figure 4.21	D and strain ε for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.	121
Figure 4.22	T_{hkl} for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.....	122
Figure 4.23	3-dimensional surface topographies for Tm_2O_3 PLs experienced (a) NON, (b) FGOFG, and (c) ArOAr annealing at 700°C.	124
Figure 4.24	Surface FESEM image for Tm_2O_3 PLs experienced FGOFG, annealing at 700°C.....	124
Figure 4.25	E^D and E^{ID} for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.	125
Figure 4.26	C - V curves for Tm_2O_3 PLs experienced NON, FGOFG, and ArOAr annealing at 700°C.	127
Figure 4.27	The k value of the Tm_2O_3 PLs annealed at 700°C in (a) NON, (b) FGOFG, and (c) ArOAr ambient.....	127
Figure 4.28	Q_{eff} and STD of the Tm_2O_3 PLs annealed at 700°C in (a) NON, (b) FGOFG, and (c) ArOAr ambient.....	129
Figure 4.29	D_{it} versus E_c - E_t plot of the Tm_2O_3 PLs annealed at 700°C in (a) NON, (b) FGOFG, and (c) ArOAr ambient.	131
Figure 4.30	The typical (a) corrected capacitance-voltage (C_c - V) and (b) corrected conductance-voltage (G_c - V) curves for the Tm_2O_3 PLs annealed in NON ambient at 700°C.	133
Figure 4.31	D_{it} of the Tm_2O_3 PLs annealed at 700°C in NON, FGOFG, and ArOAr ambient calculated by Hill-Coleman mothed.....	134
Figure 4.32	D_{it} of Tm_2O_3 PLs annealed at 700°C in NON, FGOFG, and ArOAr ambient calculated using high-low frequency method.....	135
Figure 4.33	J - E characteristics of the Tm_2O_3 PLs annealed at 700°C in NON, FGOFG, and ArOAr ambient calculated by high-low frequency mothed.	136
Figure 4.34	GIXRD patterns of Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.....	139
Figure 4.35	The a for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.	140
Figure 4.36	D and strain ε for Tm_2O_3 PLs subjected to PDA in FGOFG	

	ambient at 500°C, 600°C, 700°C, and 800°C.....	142
Figure 4.37	XRR fitting patterns for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.....	145
Figure 4.38	Total oxide thickness measured from cross-sectional FESEM images as well as the total thickness, Tm_2O_3 layer thickness, and SiO_2 IL thickness extracted from fitting XRR for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.	146
Figure 4.39	Cross-sectional FESEM images for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at temperature of (a) 500°C, (b) 600°C, (c) 700°C, and (d) 800°C.....	147
Figure 4.40	T_{hkl} for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.	148
Figure 4.41	3-D AFM images for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at different temperature of (a) 500°C, (b) 600°C, (c) 700°C, and (d) 800°C. RMS roughness of investigated PLs is presented in (e). The FESEM image of Tm_2O_3 PLs subjected to PDA in FGOFG at 700°C is shown in (f).	149
Figure 4.42	E^D and E^{ID} for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.	150
Figure 4.43	The C - V curves measured at 1MHz for Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 600°C, 700°C, and 800°C.....	151
Figure 4.44	The k value of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 600°C, 700°C, and 800°C.....	152
Figure 4.45	Q_{eff} and STD of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.....	153
Figure 4.46	D_{it} versus E_c - E_t plot of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 600°C, 700°C, and 800°C.	156
Figure 4.47	The typical (a) C_c - V and (b) G_c - V curves for the Tm_2O_3 PLs annealed in FGOFG ambient at 600°C.....	157
Figure 4.48	D_{it} of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 600°C, 700°C, and 800°C calculated by Hill-Coleman mothod.	158
Figure 4.49	D_{it} of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 600°C, 700°C, and 800°C calculated by high-low frequency mothod.	159
Figure 4.50	J - E characteristics of the Tm_2O_3 PLs subjected to PDA in FGOFG ambient at 500°C, 600°C, 700°C, and 800°C.....	160

Figure 5.1	GIXRD patterns of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	163
Figure 5.2	The a of Tm ₂ O ₃ PLs subjected to PDA in FGOFG ambient at 600, 700, 800, and 900°C.	164
Figure 5.3	XRR fitting patterns of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	166
Figure 5.4	XRR fitting results and cross sectional FESEM measurements for the as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	167
Figure 5.5	Cross-sectional FESEM images for (a) as-deposited Tm ₂ O ₃ PLs and Tm ₂ O ₃ PLs annealed in FGOFG ambient at different temperature of (b) 600°, (c) 700°C, (d) 800°C and (e) 900°C. Figure 5.5 (f) shows the typical FESEM image of Tm ₂ O ₃ PLs subjected to post deposition annealing in FGOFG at 800°C.....	169
Figure 5.6	N 1s core level spectra for the (a) as-deposited and annealed (PDA in FGOFG ambient at (b) 600°C, (c) 700°C, (d) 800°C, and (e) 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.	172
Figure 5.7	O 1s core level spectra for the (a) as-deposited and annealed (PDA in FGOFG ambient at (b) 600°C, (c) 700°C, (d) 800°C, and (e) 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.	174
Figure 5.8	Tm 4d core level spectra for the (a) as-deposited and annealed (PDA in FGOFG ambient at (b) 600°C, (c) 700°C, (d) 800°C, and (e) 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	176
Figure 5.9	D and strain ε of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	177
Figure 5.10	T_{hkl} of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	179
Figure 5.11	E^D and E^{ID} of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	180
Figure 5.12	3-dimensional surface topographies for (a) as-deposited Tm ₂ O ₃ PLs and Tm ₂ O ₃ PLs annealed in FGOFG ambient at different temperature of (b) 600°, (c) 700°C, (d) 800°C and (e) 900°C. The RMS roughness of the investigated Tm ₂ O ₃ PLs shown in (f).	181
Figure 5.13	$C-V$ curves of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-	

	SiC substrate.....	183
Figure 5.14	The k value of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	184
Figure 5.15	Q_{eff} and STD of annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	186
Figure 5.16	D_{it} versus E_c-E_t plot of annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	188
Figure 5.17	The typical (a) C_c-V and (b) G_c-V curves for the Tm ₂ O ₃ PLs on 4H-SiC substrate annealed at 800°C.....	189
Figure 5.18	D_{it} of Tm ₂ O ₃ PLs on 4H-SiC substrate annealed in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C calculated by Hill-Coleman method.....	190
Figure 5.19	D_{it} of Tm ₂ O ₃ PLs on 4H-SiC substrate annealed in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C calculated by high-low frequency $C-V$ method.....	191
Figure 5.20	$J-E$ characteristics of as-deposited and annealed (PDA in FGOFG ambient at 600°C, 700°C, 800°C, and 900°C) Tm ₂ O ₃ PLs on 4H-SiC substrate.....	192
Figure 5.21	GIXRD patterns of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600, 700, 800, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.	194
Figure 5.22	The a of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.	196
Figure 5.23	XRR fitting patterns of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	197
Figure 5.24	Total oxide thickness measured from cross-sectional FESEM images as well as the total thickness, Tm ₂ O ₃ layer thickness, and SiO ₂ IL thickness extracted from fitting XRR of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	198
Figure 5.25	Cross-sectional FESEM images of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	201
Figure 5.26	N1s core level spectra of Tm ₂ O ₃ PLs on 4H-SiC substrate	

	subjected to RTP at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	203
Figure 5.27	O1s core level spectra of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	204
Figure 5.28	Tm4d core level spectra of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	205
Figure 5.29	<i>D</i> and strain ε of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	208
Figure 5.30	<i>T_{hkl}</i> of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.	209
Figure 5.31	3-dimensional surface topographies of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C, followed by normal annealing in FGOFG ambient at 800°C. Figure 5.31 (e) show the RMS roughness of investigated Tm ₂ O ₃ PLs. Figure 5.31 (f) show typical FESEM image of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 900°C, followed by normal annealing in FGOFG ambient at 800°C.	211
Figure 5.32	<i>E^D</i> and <i>E^{ID}</i> of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	212
Figure 5.33	<i>C-V</i> curves of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	213
Figure 5.34	The <i>k</i> value of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	214
Figure 5.35	<i>Q_{eff}</i> and STD of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	216
Figure 5.36	<i>D_{it}</i> versus <i>E_c-E_t</i> plot of Tm ₂ O ₃ PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	218
Figure 5.37	The typical (a) <i>C_c-V</i> and (b) <i>G_c-V</i> curves for the Tm ₂ O ₃ PL on 4H-SiC substrate subjected to RTP at 700°C, followed by normal	

	annealing in FGOFG ambient at 800°C.....	220
Figure 5.38	D_{it} (Hill-Coleman method) of Tm_2O_3 PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.	221
Figure 5.39	D_{it} (high-low frequency method) of Tm_2O_3 PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	222
Figure 5.40	J - E characteristics of Tm_2O_3 PLs on 4H-SiC substrate subjected to RTP at 600°C, 700°C, 800°C, and 900°C, followed by normal annealing in FGOFG ambient at 800°C.....	223

LIST OF ABBREVIATIONS

AC	Alternating Current
AFM	Atomic Force Microscopy
ALD	Atomic Layer Deposition
ArOAr	Argon-Oxygen-Argon
$C-V$	Capacitance-Voltage
CVD	Chemical Vapor Deposition
CBO	Conduction Band Offset
DC	Direct Current
EDX	Energy Dispersive X-ray Spectroscopy
FESEM	Field Emission Scanning Electron Microscopy
FET	Field Effect Transistors
FG	Forming Gas
FGOFG	Forming Gas-Oxygen-Forming Gas
GIXRD	Grazing Incidence X-Ray Diffraction
ICDD	International Centre for Diffraction Data
IL	Interfacial Layer
$I-V$	Current-Voltage
$J-E$	Current Density-Electric Field
KM	Kubelka-Munk
MOCVD	Metal Organic Chemical Vapor Deposition
MOS	Metal-Oxide-Semiconductor
NON	Nitrogen-Oxygen-Nitrogen
PECVD	Plasma Enhanced Chemical Vapor Deposition
PL	Passivation Layer

RCA	Radio Corporation America
RF	Radio Frequency
RMS	Root-Mean-Square
RTP	Rapid Thermal Process
SIMS	Secondary Ion Mass Spectroscopy
STD	Slow Trap Density
UV-Vis	Ultraviolet-Visible
VBO	Valence Band Offset
XPS	X-ray Photoelectron Spectroscopy
XRR	X-ray Reflectivity

LIST OF SYOMBLS

a	Lattice Parameter
C	Capacitance
C_{ox}	Oxide Capacitance
d	Interplanar Spacing
D	Crystallite Size
k	Dielectric Constant
D_{it}	Interface Trap Density
E_{B}	Breakdown Field
E_{F}	Fermi Level
G	Conductance
q	Electronic Charge
Q_{eff}	Effective Oxide Charge
Q_{f}	Oxide Fixed Charges
Q_{m}	Mobile Ionic Charge
Q_{ot}	Oxide Trapped Charge
T_{hkl}	Coefficient or Texture
t_{ox}	Oxide Thickness
V_{FB}	Flat Band Voltage
V_{o}	Oxygen Vacancies
V_{g}	Gate Voltage
ΔV_{FB}	Flat Band Voltage Shift
θ	Diffraction Angles
ε	Microstrain
ε_0	Free space Permittivity

**PENYIASATAN LAPISAN PEMPASIFAN OKSIDA TULIUM YANG
DIPERCIK MAGNETRON FREKUENSI RADIO KE ATAS SUBSTRAT
SILIKON DAN 4H-SILIKON KARBIDA**

ABSTRAK

Tulium oksida (Tm_2O_3) telah dimendapkan atas substrat silikon (Si) dan 4H-silikon karbida (SiC) menggunakan teknik percikan magnetron frekuensi radio (RF) yang berfungsi sebagai lapisan pempasifan berpemalar dielektrik tinggi (k) untuk menangani batasan prestasi peranti logam-oksida-semikonduktor (MOS) kuasa. Batasan ini timbul daripada lapisan pempasifan silikon dioksida (SiO_2) ber- k rendah dan jurang jalur sempit Si. Kajian awal Tm_2O_3 sebagai lapisan pempasifan untuk kapasitor MOS berasaskan Si telah dijalankan dalam persekitaran penyepuhlindapan yang menggabungkan nitrogen-oksigen-nitrogen (NON) pada suhu 500, 600, 700, dan 800°C. Keputusan menunjukkan bahawa ion nitrogen telah dimasukkan ke dalam lapisan pempasifan Tm_2O_3 semasa proses penyepuhlindapan yang mewujudkan lapisan halangan resapan pada antaramuka. Perkara ini menghalang pembentukan lapisan antaramuka, mempamerkan nilai k tertinggi iaitu 16.0 dengan cas oksida berkesan (Q_{eff} ; $4.89 \times 10^{12} \text{ cm}^{-2}$) dan ketumpatan perangkap antaramuka (D_{it}) yang agak tinggi pada 700°C. Kajian lanjut telah dijalankan untuk lapisan pempasifan Tm_2O_3 yang menjalani penyepuhlindapan pasca pemendapan pada 700°C dalam persekitaran yang berbeza (NON, gas pembentuk-oksigen-gas pembentuk (FGOFG) dan argon-oksigen-argon (ArOAr)). Keputusan menunjukkan bahawa kehadiran hidrogen dan nitrogen dalam persekitaran gas pembentuk membolehkan lapisan pempasifan Tm_2O_3 mencapai nilai k yang tinggi (16.8), medan pecah tinggi (E_{B} , 4.03 MV/cm), Q_{eff} rendah ($1.32 \times 10^{12} \text{ cm}^{-2}$), dan D_{it} pada paras yang boleh diterima. Kajian

susulan mengenai kesan penyepuhlindapan FGOFG pada suhu 500, 600, 700, dan 800°C seterusnya mengesahkan bahawa penyepuhlindapan FGOFG pada 700°C adalah keadaan optimum untuk lapisan pempasifan Tm_2O_3 pada Si. Kebolegunaan Tm_2O_3 sebagai lapisan pempasifan untuk substrat 4H-SiC telah dikaji dalam persekitaran optimum (FGOFG) pada 600, 700, 800, dan 900°C. Lapisan pempasifan Tm_2O_3 yang disepuhlindap pada 800°C dalam persekitaran FGOFG mempamerkan prestasi optimum yang dicirikan oleh nilai k paling tinggi (12.2), STD paling rendah ($1.09 \times 10^{12} \text{ cm}^{-2}$), D_{it} pada paras yang boleh diterima, dan E_B paling tinggi (3.86 MV/cm). Akhirnya, prestasi lapisan pempasifan Tm_2O_3 pada substrat 4H-SiC telah ditambahbaik lagi menggunakan prosedur penyepuhlindapan dwi peringkat novel, yang merangkumi pemprosesan terma pantas (RTP) pada 600, 700, 800, dan 900°C, diikuti dengan penyepuhlindapan biasa yang optimum (800°C dalam FGOFG). Penemuan mendedahkan bahawa RTP pada 900°C berkesan dalam mengehadkan pembentukan lapisan antaramuka dan menghapuskan perangkat. Hal ini dibuktikan dengan perolehan nilai k tertinggi (13.3), Q_{eff} terendah ($1.87 \times 10^{12} \text{ cm}^{-2}$), arus bocor terendah, E_B tertinggi (4.04 MV/cm), dan D_{it} terendah, turut mencadangkan potensi yang signifikan untuk aplikasi praktikal dalam peranti MOS berasaskan 4H-SiC.

INVESTIGATION OF RADIO FREQUENCY MAGNETRON SPUTTERED THULIUM OXIDE PASSIVATION LAYER ON SILICON AND 4H-SILICON CARBIDE SUBSTRATES

ABSTRACT

Thulium oxide (Tm_2O_3) was deposited on silicon (Si) and 4H-silicon carbide (SiC) substrates using radio frequency (RF) magnetron sputtering technique, functioning as the high dielectric constant (k) passivation layers to address the performance limitations of power metal-oxide-semiconductor (MOS) devices, which arose from the low k silicon dioxide (SiO_2) passivation layer and the narrow band gap of Si. The preliminary investigation of Tm_2O_3 as a passivation layer for Si-based MOS capacitors was conducted in a combined nitrogen-oxygen-nitrogen (NON) annealing ambient at temperature of 500, 600, 700, and 800°C. The results indicated that nitrogen ions were incorporated into the Tm_2O_3 passivation layer during the annealing process, creating a diffusion barrier layer at the interface. This hindered the formation of the interfacial layer, which exhibited the highest k value of 16.0 with relatively high effective oxide charge (Q_{eff} ; $4.89 \times 10^{12} \text{ cm}^{-2}$) and interface trap density (D_{it}) at 700°C. Further research was conducted for Tm_2O_3 passivation layer subjected to post deposition annealing at 700°C in different ambient (NON, forming gas-oxygen-forming gas (FGOFG) and argon-oxygen-argon (ArOAr)). The results indicated that the presence of hydrogen and nitrogen in the forming gas ambient enabled the Tm_2O_3 passivation layer to achieve a high k value (16.8), a high breakdown field (E_B , 4.03 MV/cm), a low Q_{eff} ($1.32 \times 10^{12} \text{ cm}^{-2}$), and an acceptable D_{it} . Subsequent investigation of the effects of FGOFG annealing at temperatures of 500, 600, 700, and 800°C further confirmed that FGOFG annealing at 700°C was the optimal condition for the Tm_2O_3

passivation layer on Si. The feasibility of Ti_2O_3 as the passivation layer for 4H-SiC substrate was examined in the optimized ambient (FGOFG) at 600, 700, 800, and 900°C, wherein the Ti_2O_3 passivation layer annealed at 800°C in the FGOFG ambient demonstrated optimum performance, characterized by the highest k value (12.2), the lowest STD ($1.09 \times 10^{12} \text{ cm}^{-2}$), an acceptable D_{it} , and the highest E_B (3.86 MV/cm). Finally, the performance of the Ti_2O_3 passivation layer on 4H-SiC substrate was further improved using a novel dual stage annealing procedure, which included rapid thermal processing (RTP) at 600, 700, 800, and 900°C, followed by an optimized normal annealing (800°C in FGOFG). The findings revealed that the RTP at 900°C effectively limited the formation of the interfacial layer and annihilated the traps. This was evidenced by the acquisition of the highest k value (13.3), the lowest Q_{eff} ($1.87 \times 10^{12} \text{ cm}^{-2}$), the lowest leakage current, the highest E_B (4.04 MV/cm), and the lowest D_{it} , suggesting significant potential for practical applications in 4H-SiC-based MOS devices.

CHAPTER 1

INTRODUCTION

1.1 Overview

The field of semiconductor technology had been studied for over a century and a half since the asymmetric current-voltage (I - V) characteristics with respect to voltage polarity of a metal-galena contact was discovered by Karl Ferdinand Braun in 1874 (Braun, 1874). Human industry and daily life have become increasingly dependent on a wide range of semiconductor-based devices (She *et al.*, 2017). However, the challenge of power devices attaining higher power density, higher efficiency, and integrating many systems has been highlighted as the energy supply mode has been gradually transferred from conventional fossil fuels to renewable sources in recent years (Langpoklakpam *et al.*, 2022). Particularly in the booming developed photovoltaic and electric vehicle industries, the silicon (Si)-based metal-oxide-semiconductor (MOS) devices were deemed to be having shortcoming of fulfilling the increased demands in blocking voltage capability, operation temperature, and switching frequency to reduce energy dissipation in the devices (Kaminski *et al.*, 2014; Millan *et al.*, 2014). The wide band gap (WBG) semiconductor, namely 4H-silicon carbide (4H-SiC) has been employed as the next generation semiconductor material to replace the narrow band gap Si for the MOS-based devices (She *et al.*, 2017). The employment of 4H-SiC semiconducting material would allow the development of high power and energy efficient MOS-based devices due to the fascinating properties, such as large energy band gap ($E_g = 3.26$ eV) (She *et al.*, 2017), high E_B (~ 2 - 3 MV/cm) (L. Huang *et al.*, 2021; She *et al.*, 2017), and a large thermal conductivity (4.9 W/cm $\cdot$ K) (L. Huang *et al.*, 2021). Another merit of employing 4H-SiC for MOS-based devices

was the ease of duplicating the well-established fabrication technique for Si-based MOS devices (Pensl *et al.*, 2006) as well as the ability of growing high quality silicon dioxide (SiO₂) passivation layer (PL) on 4H-SiC (Shenoy *et al.*, 1995), which has hence hastened the release of 4H-SiC-based MOS devices in the commercial market.

Nevertheless, according to the Gauss' law, the ratio of electric field strength in 4H-SiC and SiO₂ is inversely proportional to the ratio of dielectric constant (k) of 4H-SiC (~ 10) and SiO₂ (3.9) (Lipkin *et al.*, 1999), indicating that the electric field strength in SiO₂ PL is ~ 2.5 times higher than that in the 4H-SiC substrate. The utilization of the low- k SiO₂ as the PL for 4H-SiC-based MOS devices would thus inhibit the full potential of 4H-SiC because the device breakdown was limited by the low- k SiO₂ PL rather than the 4H-SiC substrate (Palmour *et al.*, 1997). Therefore, it is of great significance to explore alternative passivation materials that possess a high k and E_g greater than that of SiO₂, low defect density, and a high conduction band offset (CBO) with respect to the 4H-SiC substrate (Palmour *et al.*, 1997).

1.2 Problem Statement

Extensive research has been conducted on SiO₂ PL thermally grown on 4H-SiC and currently attained a promising interface trap density ($D_{it}=3.9 \times 10^9 \text{ eV}^{-1}\text{cm}^{-2}$ at $E_c-E_t=0.4 \text{ eV}$) (Cabello *et al.*, 2017) and a lower leakage current density of $\sim 10^{-9} \text{ A/cm}^2$ at 1 MV/cm (Yin *et al.*, 2022). However, according to Gauss' law ($\nabla \cdot \epsilon_r \epsilon_0 \vec{E}=0$), the low k value of SiO₂ would limit the performance of 4H-SiC-based MOS devices in high temperature, high voltage, and high frequency applications hindering the device's blocking voltage capabilities, hence exacerbating reliability concerns (Lipkin *et al.*, 1999). Therefore, numerous efforts were carried out to address the issue by replacing the low k SiO₂ with a high k material as a PL for the 4H-SiC-based MOS devices, aiming to sustain a high E_B and low leakage current density (Siddiqui *et al.*,

2021). In search of alternative passivation materials for 4H-SiC, high k materials, such as aluminum oxide (Al_2O_3) (Suvanam *et al.*, 2018), aluminum nitride (AlN) (J. Chen *et al.*, 2019), hafnium oxide (HfO_2) (Kwon *et al.*, 2018), zirconium oxide (ZrO_2), titanium oxide (TiO_2), yttrium oxide (Y_2O_3) (Quah *et al.*, 2010), tantalum pentoxide (Ta_2O_5) (Zhao *et al.*, 2006), lanthanum oxide (La_2O_3) (Y. Wang *et al.*, 2015), as well as various lanthanides rare-earths oxides, such as cerium oxide (CeO_2) (W. F. Lim *et al.*, 2010), praseodymium oxide (Pr_2O_3) (Goryachko *et al.*, 2004), gadolinium oxide (Gd_2O_3) (Fissel *et al.*, 2006b), holmium oxide (Ho_2O_3) (Odesanya *et al.*, 2023) were investigated as potential PLs for the 4H-SiC-based MOS devices.

However, it is crucial to recognize that each of these materials has its own disadvantages. For example, a relatively smaller CBO of 0.53 eV for HfO_2 and 0.45 eV for ZrO_2 PLs on the 4H-SiC substrate was reported (Z. Wang *et al.*, 2020), indicating that these PL might lead to increased leakage current due to the lower barrier height (Siddiqui *et al.*, 2021). Furthermore, materials such as Al_2O_3 and AlN exhibited a relative lower k value, which could compromise the original intention of replacing lower k SiO_2 PL (Siddiqui *et al.*, 2021). Therefore, exploring high k materials like thulium oxide (Tm_2O_3), which has shown both high k value and wide band gap on Si (Pan *et al.*, 2010) and germanium (Ge) (Žurauskaitė *et al.*, 2018) substrates is of great significance. Tm_2O_3 was investigated extensively as a high- k PL for Si and Ge substrate by virtue of its excellent properties, such as high- k value (9.4-18.0) (Kouda *et al.*, 2011; Litta, Hellström, Henkel, Valerio, *et al.*, 2013; Mitrovic *et al.*, 2013; Päiväsaari *et al.*, 2005; Shannon, 1993), wide E_g (5.2-6.8 eV) (Mitrovic *et al.*, 2013, 2015; J. Wang *et al.*, 2012; J. J. Wang *et al.*, 2012), large CBO with relative to Si (2.00-2.95 eV) (J. J. Wang *et al.*, 2012; Yao *et al.*, 2016), low lattice mismatch with the Si substrate (J. J. Wang *et al.*, 2012), and excellent thermal stability (Zdanowicz, 1988).

However, it is regretful that, despite the above-mentioned attractive properties of Tm_2O_3 as a high- k PL for 4H-SiC-based MOS devices, there have been no attempts being reported to date to use this material for passivating 4H-SiC surfaces. Therefore, this work presents a systematic and comprehensive investigation of the Tm_2O_3 PL on Si and 4H-SiC substrates, along with the impact of post-deposition annealing (PDA) on its performance to address the aforesaid problems.

1.3 Research Objectives

The primary objective of this research is to unveil the potential of Tm_2O_3 as a high- k PL for the realization of 4H-SiC-based MOS devices. In order to achieve this primary objective, it is imperative to address the following aspects:

1. To investigate the effects of varying PDA temperature (500, 600, 700, 800°C) and ambient (nitrogen-oxygen-nitrogen (NON), forming gas-oxygen-forming gas (FGOFG) and argon-oxygen-argon (ArOAr)) onto physical, chemical, and electrical characteristics of Tm_2O_3 PL deposited on Si substrate.
2. To assess the feasibility of utilizing Tm_2O_3 as a high- k PL for 4H-SiC-based MOS device, using the optimized annealing ambient determined for Si substrate (FGOFG).
3. To evaluate the effectiveness of introducing dual stage annealing (“RTP + Normal Annealing”) onto characteristics of Tm_2O_3 PL deposited on 4H-SiC substrate.

1.4 Research Scope

In this research, firstly, the investigation was carried out in NON ambient at varying temperatures of 500, 600, 700, and 800°C to determine the optimal annealing temperature for the Tm_2O_3 PL deposited on Si substrate using radio frequency magnetron sputtering process. The optimized annealing temperature determined in the

previous investigation was used in the ensuing experiment, which involved varying the PDA ambient (NON, FGOFG and ArOAr) to determine the optimal annealing ambient for the Tm_2O_3 PL deposited on Si substrate. Subsequently, the optimized annealing temperature and ambient for Tm_2O_3 deposited on Si substrate were also investigated on 4H-SiC substrate. This was done by investigating the effect of PDA at different temperatures (600, 700, 800, and 900°C) in the FGOFG ambient. Then, a novel strategy was utilized to improve the performance of the Tm_2O_3 PL on the 4H-SiC substrate. This involved studying the impact of a combinative annealing process, which consisted of a rapid thermal process at temperatures of 600, 700, 800, and 900°C for a duration of 3 min, followed by the optimized normal annealing process using FGOFG at a temperature of 800°C for a duration of 30 min.

1.5 Thesis Outline

This thesis comprises six chapters. Chapter 1 provides an overview, problem statement, as well as research objectives and scope of the research carried out. Chapter 2 presents a comprehensive literature review that explores the background studies and fundamental theories relevant to the research. Chapter 3 offers a systematic research methodology, information on the raw materials used, and experimental design specific to the research. Chapters 4 and 5 include the obtained results and discussion of the investigated Tm_2O_3 PL deposited on Si and 4H-SiC substrates, respectively. Finally, Chapter 6 presents a brief summary of the primary findings of this research, along with recommendations for future efforts.

CHAPTER 2

LITERATURE REVIEW

2.1 Introduction

Semiconductor technology has been researched for nearly 150 years since Karl Ferdinand Braun discovered the asymmetric current-voltage properties of a metal-galena contact in 1874 (Braun, 1874). Countless semiconductor devices have been invented, revolutionizing human production and life. Among the various devices, the MOS devices, especially the transistor invented by John Bardeen and Walter Brattain in 1947, were widely considered as one of the greatest inventions of the 20th century (John *et al.*, 1950). It sparked a revolution in electronics comparable to that of steel and steam engines in the Industrial Revolution. The real MOS Field-Effect Transistor (MOSFET) was invented in 1959 by Mohamed Atalla and Dawon Kahng, who introduced a thin layer of SiO₂ as an insulating layer between the metal gate electrode and Si substrate to serve as a passivation layer (PL) and to effectively control the flow of current by harnessing electric fields (Atalla *et al.*, 1965). The MOSFET is one of the most pivotal innovations in the realm of semiconductor technology, fundamentally transforming the landscape of electronic devices by boasting superior scalability, reducing power consumption, and enhancing reliability, hence facilitating the development of high-speed, low-power electronic circuits, laying the groundwork for digital revolution (J. Robertson, 2006). With the subsequent invention and rapid development of large-scale integrated circuits (ICs) on Si, the number of transistors on ICs was doubling approximately every two years, as predicted by Gordon Moore (Moore, 1965). Furthermore, it was worth noting that the superior characteristics of thermally grown native SiO₂, such as its wide E_g (9 eV) and excellent SiO₂/Si interfacial quality, allowed the scaling of Si-based MOS devices to dominate the entire

semiconductor industry over the years (Iwai and Ohmi, 2002). However, the constant scaling of MOS devices has pushed the SiO₂ PL to its limits, leading to its replacement with hafnium-based high-*k* material as a PL in Intel commercial processors in 2007 (Clara, 2007). Moreover, keeping in pace with the escalating global energy and environmental concerns in recent years, which have presented a new challenge for high temperature, high power applications MOS devices, the development of novel wide band gap (WBG) semiconductor substrates, such as silicon carbide (SiC), gallium nitride (GaN), and diamond is becoming imperative (She *et al.*, 2017).

This chapter presents the relevant pertinent fundamental knowledge and current state of this thesis. The advantage and the properties of SiC are presented, along with the challenges encountered for Si and SiC-based MOS devices. Then, the development state of surface passivation for 4H-SiC in particular is outlined. Following that, an overview of the properties of Tm₂O₃, which include the potential and challenge of replacing SiO₂ with Tm₂O₃ as a PL is presented. The effect of the PDA on improving the passivation characteristic of Tm₂O₃ PL are also reviewed.

2.2 The Escalating Demand and Challenge for Si-Based Power Devices

Progress in power electronics technology has ended up resulting in enhanced efficiency, greater power density, and superior integration, with power semiconductor devices being crucial to this progress (Kassakian *et al.*, 2013). Thus far, developments have mostly been driven by various power devices based on Si.

In terms of power applications under 600 V, the trench gate structure type of MOSFET is leading the market. On the other hand, insulated gate bipolar transistors (IGBTs) based on the injection enhancement and field stop technologies are gaining popularity (She *et al.*, 2017). Despite these developments, the Si-based power devices are nearing their performance constraints. It was revealed that the IGBT has a

maximum blocking voltage below 6.5 kV and a feasible working temperature under 175°C (Millan *et al.*, 2014). Furthermore, IGBTs demonstrates poor switching rates due to the bipolar current conduction process, which restricts the applications with lower switching frequencies (Millan *et al.*, 2014). Hence, advancements in Si-based power device will persist, but at a diminished rate. Recently, due to the technological advancements that have occurred in the power industry, the use of WBG materials such as gallium nitride and SiC has increased (She *et al.*, 2017). The characteristics of these materials, such as their wider band gap and high saturation drift velocity, have attracted the attention of power device manufacturers (She *et al.*, 2017).

2.2.1 Potential of SiC as the WBG Semiconductor

Extensive study has been carried out on power devices using various substrates, including Si, SiC, GaN, diamond, gallium oxide (Ga_2O_3), and AlN (Donato *et al.*, 2020). The comparative analysis in term of materials properties of the substrates was shown in Table 2.1 (Donato *et al.*, 2020). At present, commercially available power devices on WBG substrates are limited to SiC and GaN whilst devices based on Ga_2O_3 , diamond, and AlN are remain in research and development phase in laboratories (Donato *et al.*, 2020). Despite their excellent physical features, the Ga_2O_3 , diamond, and AlN semiconductors are still encountering some obstacles that are impeding their complete use (Donato *et al.*, 2020). The mature technology and optimal balance between performance and cost are crucial for the development of an effective power device substrate (Donato *et al.*, 2020). Among the various commercially available SiC and GaN-based power devices, the GaN-based devices are primarily used for high-frequency applications due to the excellent properties of two-dimensional electron gas (2DEG) (Langpoklakpam *et al.*, 2022). Furthermore, the GaN on Si substrate is a more cost-effective option than SiC for lower voltage applications (typically below 650V),

making it the dominating choice in the market for voltage below 650V (Langpoklakpam *et al.*, 2022). Nevertheless, the presence of lattice and thermal mismatch between the GaN and Si has inevitably resulted in a greater number of dislocations and reduced thermal conductivity in comparison to SiC (Kaminski *et al.*, 2014). Although the availability of bulk GaN could be an alternative to GaN on Si substrate yet the resource is limited to tiny wafer dimensions and remains excessively costly, which would significantly impede the progress of GaN-based devices (Kaminski *et al.*, 2014).

For application involving higher voltages, exceeding 1700V, SiC in particularly the 4H-SiC comes into play due to its wide band gap, high saturation velocity, high E_B and excellent thermal conductivity (Table 2.1) makes SiC more tolerant of high voltages. These properties enable SiC devices to handle higher electric fields, operate at higher temperatures, and manage greater power densities than silicon and, in some aspects, even GaN, making them ideal for high-voltage and high-power applications. Additionally, compared to other WBG semiconductors, SiC is generally more mature in terms of quality of the crystal (Kimoto *et al.*, 2014), the existence of large wafers (Saddow *et al.*, 2004), lower material cost, and is readily available in the market (Kimoto *et al.*, 2014). Furthermore, due to the fact that SiC is the only compound semiconductor with a native and stable insulator, namely the SiO_2 , obtained by thermal oxidation, the processing lines of SiC-based devices have great compatibility with that of Si-based devices (Salinaro, 2016), enabling the ideal use of the devices for high-power and voltage applications, which include but are not limited to electric vehicles, industrial motor drives, and power grids (Kaminski *et al.*, 2014). Therefore, SiC-based power devices have been extensively researched for high power/voltage applications for more than a decade.

Table 2.1 Materials properties of 4H-SiC with Si, GaN and Diamond (Donato *et al.*, 2020; Kaminski *et al.*, 2014).

Properties		Si	4H-SiC	GaN	Ga ₂ O ₃	Diamond	AlN
Band gap (eV)		1.12	3.3	3.4	4.9	5.5	6.1
Mobility (cm ² /Vs)	Electron	1500	1000	2000 (2DEG) >1000 (bulk)	300	1060	300
	Hole	480	120	<100 (2DEG) <200 (bulk)	-	2100 (bulk) <300 (2DHG)	14
Thermal conductivity (W/m·K)		150	370	100 (on Si) 165 (on sapphire) 253 (on GaN)	11-27	2200-2400	253-319
Intrinsic carrier concentration (cm ⁻³)		10 ¹⁰	10 ⁻⁷	10 ⁻¹⁰	-	10 ⁻²⁰	-
Dielectric constant		11.8	9.8	9.0	9.9	5.5	8.5
Substrate diameter (inch)		8-17.7	8	8	4	<1	2
Substrate dislocations (per cm ⁻²)		<10	10 ²	10 ⁴	10 ⁴	10 ⁴ -10 ⁶	10 ⁴
Saturation velocity (×10 ⁷ cm/s)	electron	1.0	1.9	2.5	2	2.5	1.4
	Hole	0.8	1.2	-	-	1.4	-
Built-in voltage (V)		0.6	2.8	2.9	-	4.9	-
Breakdown field (MV/cm)		0.3	2.2	3.3	-	5.6	-

2.2.2 Unlocking the Potential of SiC-Based MOS Power Devices

The summary of the achievements attained in the research and development of commercial SiC-based power devices was illustrated in Figure 2.1. Based on these achievements, SiC has garnered increasing attention in high-power semiconductor devices (Langpoklakpam *et al.*, 2022). Currently, with enhanced material quality and relatively advanced process technology, a multitude of SiC-based electrical products are available on the market. This encompasses bipolar junction transistors (BJTs), junction field effect transistor (JFET), Schottky diodes, and metal-oxide-semiconductor field effect transistor (MOSFET) from several reputable manufacturers.




Figure 2.1 The milestones of the development process of SiC power electronic devices (Guo *et al.*, 2019).

Moreover, additional devices, such as insulated gate bipolar transistors (IGBT) and silicon carbide (SiC) light emitting diodes (LED) have also been created in the laboratory (Siddiqui *et al.*, 2021). In 2001, Infineon introduced the first commercial silicon carbide (SiC) Schottky barrier device, which features high blocking voltage and thermal stability. This technology can help power device manufacturers to develop new products (Friedrichs, 2006). Subsequently, the first SiC JFET, SiC BJT, SiC IGBT, SiC MOSFET and various other discrete devices and power modules have progressively entered commercial production (Xun *et al.*, 2017). Currently, some of the most widely used SiC-based power devices include Schottky diode with a voltage of 1.7 kV/25 A, discrete SiC MOSFET with a voltage of 1.7 kV/72 A, and SiC BJT module with a voltage of 1.7 kV/160 A (Yuan *et al.*, 2021). Companies, such as Infineon, Mitsubishi, ST, and ROHM have collectively accounted for over 80% of the market for this type of material (Yuan *et al.*, 2021).

Among these devices, SiC power MOSFET have been recognized as an ideal power switch, showing low on-resistance, minimal gate drive power, fast switching speed, and ability to endure high current and voltage applications concurrently without catastrophic failure (Barkhordarian, 1996). When comparing between the SiC-based power MOSFET with the Si-based power MOSFET, SiC-based power MOSFET exhibits a significantly lower specific conduction resistance ($R_{on, sp}$) than the Si counterparts, facilitating reduced parasitic capacitance and enhanced switching speed (She *et al.*, 2017). Thus, for a wide range of blocking voltages, a SiC-based power device can attain lower switching as well as conduction loss. (J. Wang *et al.*, 2008). Furthermore, at the operating temperature of 135°C, the on-resistance of SiC-based power MOSFET increases by 20%, but for Si-based power MOSFET, it surges by 250% (X. Li *et al.*, 2000). In 1987, the first depletion layer N-channel SiC MOSFET for high-

temperature application was created (Palmour *et al.*, 1987). Brown *et al.* later included a simulated operational amplifier (OPA) using depletion MOSFET, capable of functioning at 300°C (Palmour *et al.*, 1987). Purdue University announced a SiC CMOS digital integrated circuit in 2011 that could operate at temperatures up to 350°C. (Pengelly *et al.*, 2012). In the same year, Cree launched the first commercially available SiC MOSFET (Shepard, 2011). Later, ST successfully produced $5 \times 6 \text{ mm}^2$ SiC MOSFET with double-sided heat dissipation miniature package in 2017. However, as the operation voltage and temperature continually increased, the reliability of SiC MOSFET devices at high pressures and temperatures was an increasing challenge (Wei *et al.*, 2023). The primary reliability concern issues of SiC MOSFET were degradation of the threshold voltage (Puschkarsky *et al.*, 2019), gate-oxide (PL) (Siddiqui *et al.*, 2021), and body diode (Agarwal *et al.*, 2007). Among these three reliability issues, the degradation of the PL was considered as a significant issue affecting the reliability of SiC MOS devices (Langpoklakpam *et al.*, 2022; Siddiqui *et al.*, 2021).

Significantly, the issues mentioned earlier could be evaluated by examining the MOS capacitor, a fundamental component of MOS devices, which served as the test structure in this study. The MOS capacitor would follow the same fabrication process as MOS devices, allowing for direct measurement and monitoring of their performance. Any improvements in processing that enhanced the electrical properties of the MOS capacitor would also benefit the MOS device (E. H. Nicollian *et al.*, 1982). Therefore, the simplicity and versatility of the MOS capacitor could be effectively utilized to improve integrated circuit processing (E. H. Nicollian *et al.*, 1982).

2.2.3 Material Properties of SiC

SiC is a Group IV-IV compound semiconductor made of 50% silicon and 50% carbon, discovered by Professor Jons Jakob Berzelius in 1823 at the Karolinska

Institute in Stockholm (Berzelius, 1824). The basic unit of a SiC crystal consists of a tetrahedral arrangement of four carbon atoms surrounding a central silicon atom (Figure 2.2 (a)). There is also a second type that is rotated 180° relative to the first (Figure 2.2 (b)). The carbon and silicon atoms are spaced $1.89 \text{ \AA}$ apart, while the distance between the carbon atoms is $3.08 \text{ \AA}$, as illustrated in Figure 2.2 (a) (Jarrendahl *et al.*, 1998).




Figure 2.2 The building block of SiC crystals (Saddow *et al.*, 2004).

SiC is the only stable compound of carbon and silicon, with the stacking sequence of silicon and carbon atoms can ideally arrange into over 200 distinct crystallographic shapes, called polytypes (Harris, 1995). Each polytype exhibits specific material properties although the same atoms are used. Amongst the various polytypes, the most prevalent crystal structures are cubic and hexagonal. The former is referred to as α -SiC, such as 3C-SiC while the latter could be regarded as β -SiC, such as 4H and 6H-SiC. Figure 2.3 shows the stacking sequences of 3C-, 4H-, and 6H-SiC polytypes (Winkelmann *et al.*, 2004).

Table 2.2 compares the properties of SiC (three different polytypes) and Si at room temperature (M. B. J. Wijesundara *et al.*, 2011). It was noticed that generally all the SiC polytypes offer larger band gap, higher saturation electron velocity, higher E_B , higher thermal conductivity, and tremendously lower n_i compared with Si. Among the




Figure 2.3 The stacking sequences of SiC polytypes: 3C-SiC, 4H-SiC, and 6H-SiC (Winkelmann *et al.*, 2004).

various polytypes, 4H-SiC and 6H-SiC are the most favored, particularly for device manufacturing, due to their ability to produce large wafers and their commercial availability (She *et al.*, 2017). Prior to 1994, 6H-SiC was the primary polytype until the introduction of 4H-SiC wafers. Since then, both polytypes have been utilized in research. In recent years, however, 4H-SiC has emerged as the dominant polytype, surpassing 6H-SiC polytypes that exhibit carrier mobility anisotropy in different planes due to the consistency of 4H-SiC carrier mobility in both planes. Therefore, 4H-SiC is the preferred material for devices used in high power, high temperature, and high-frequency applications by virtue of its high electron mobility (Palmour *et al.*, 1997), wider band gap (Itoh *et al.*, 1994), higher E_B (Konstantinov *et al.*, 1997), and shallower ionization energy of dopant compared to other materials (M. Wijesundara *et al.*, 2011). Additionally, single crystalline wafers of 4H-SiC are readily available (She *et al.*, 2017).

As shown in Table 2.2, compared to Si, the 4H-SiC has much wider E_g , together with its lower n_i would enable a high-temperature operation capability from a blocking stability point of view. This could be associated with the direct proportional

Table 2.2 Materials properties of Si, 3C-SiC, 4H-SiC, and 6H-SiC (Donato *et al.*, 2020; Idris, 2018; Langpoklakpam *et al.*, 2022).

Properties	Si	3C-SiC	4H-SiC	6H-SiC
Band gap (eV)	1.12 Indirect	2.36 Indirect	3.26 Indirect	3.02 Indirect
Melting point (K)	1687	3100	3100	3100
Electron mobility (cm ² /Vs)	1430	1000	1020 ⊥ c-axis 1200 ∥ c-axis	450 ⊥ c-axis 100 ∥ c-axis
Hole mobility (cm ² /Vs)	600	40	120	80
Intrinsic carrier concentration (cm ⁻³)	10 ¹⁰	10	10 ⁻⁷	10 ⁻⁵
Dielectric constant	11.80	9.72	9.76	9.66
Thermal conductivity (W/cm·K)	1.3	5.0	5.0	5.0
Breakdown field (MV/cm)	0.3	1.4	2.8	3.0
Saturated electron drift velocity (×10 ⁷ cm/s)	1.0	2.5	2.7	2.0
Lattice constant (Å)	5.43	4.36	c-axis: 10 a-axis: 3	c-axis: 15 a-axis: 3

relationship of the n_i to $\exp(-E_g)$, and thus, a larger E_g gives a lower n_i for any temperature. Besides, SiC outperforms Si to be employed in conditions under which Si cannot adequately perform at temperature above 600°C because of the occurrence of a transition from extrinsic to intrinsic conduction at low temperature for Si (< 250°C) when compared with WBG semiconductors (> 600°C) (Kaminski *et al.*, 2014). Furthermore, the larger E_g of 4H-SiC also allows for a higher electric field operation across the device's drift region without avalanche multiplication of carriers, which

could be related to a higher impact ionization energy possessed by the 4H-SiC (Langpoklakpam *et al.*, 2022). Additionally, the ~ 10 times E_B in 4H-SiC with respect to Si makes ultra-high-voltage (>10 kV) power devices practically achievable (She *et al.*, 2017).

2.3 4H-SiC Surface Passivation by Silicon Dioxide (SiO₂)

One of the significant advantages that make SiC stand out from the crowd in MOS power devices is that SiC is the only compound semiconductor that has a natural and stable insulator called thermal oxidized silicon dioxide (SiO₂) (Deal *et al.*, 1965). This make the SiC-based devices to possess high compatibility with well-developed Si-based device technology (Cooper, 1997). SiO₂ could be thermally grown on SiC through oxidation, primarily due to the chemical affinity between the Si in SiC and oxygen (O₂), allowing a stable oxide layer to form (Song *et al.*, 2004). This process was analogous to the thermal oxidation of Si but presented unique challenges due to the presence of carbon in SiC (Shenoy *et al.*, 1995). Achieving an optimal SiO₂ layer would require precise control over temperature and growth conditions (Yin *et al.*, 2022). The modified Deal-Grove model, which was developed from the well-established Deal-Grove model for Si, has been utilized for the oxidization of SiC. It contained the out-diffusion and removal of carbon species through the oxide PL (Deal *et al.*, 1965; Song *et al.*, 2004). The detail oxidation process of SiC could be illustrated using the following chemical equation (Song *et al.*, 2004):



The thermal growth of SiO₂ on 4H-SiC typically occurred at elevated temperatures ranging from 800 to 1300°C in the presence of various ambient (D. Cho

et al., 2017; Kikuchi *et al.*, 2014; Kurimoto *et al.*, 2006). The temperatures facilitated the reaction between oxygen and the silicon component of 4H-SiC, while carbon was either incorporated into the oxide layer or escaped as carbon monoxide (CO) gas (Song *et al.*, 2004). The oxidation product of 4H-SiC, influenced by the carbon content, was comprised of oxides of silicon and carbon (SiC_xO_y), with the concentration of SiC_xO_y diminishing as the oxidation temperature rose (Kurimoto *et al.*, 2006). Therefore, to optimize the efficacy of 4H-SiC in power device applications, it is essential to implement more stringent thermal oxidation and annealing processes to eliminate as much carbon as possible from the PL, with the oxide formed at 1300°C being comparable to Si-oxidized SiO_2 (Song *et al.*, 2004). Initially, it was discovered that carbon atoms and near-interfacial traps (NITs) were responsible for the distribution of electrically active defect states at the 4H-SiC/ SiO_2 interface for the 4H-SiC (Afanasev *et al.*, 1997). However, a number of studies conducted by using microstructural and nano chemical analyses indicated that the NITs were not produced from the graphitic regions or carbon clusters found in the 4H-SiC/ SiO_2 interlayer. Instead, they were caused by intrinsic defects. These included V_o and defects extending from the interface to the oxide layer, as corroborated by the Ab-initio theoretical study (Okuno *et al.*, 2009; Pippel *et al.*, 2005). Additionally, defects such as Si interstitials and Si dangling bonds could also be found at the interface (Chung *et al.*, 2000). Due to the presence of these defects, the interface trap density for the SiO_2 thermally grown on 4H-SiC was significantly higher (approximately two orders of magnitude) than that on Si. This resulted in an increase in the channel resistance and a decrease in the mobility of the channel (Cooper, 1997).

2.3.1 Post-Oxide Annealing on 4H-SiC/ SiO_2 MOS Capacitors

To minimize the concentration of the abovementioned defects, post-oxide

annealing (POA) techniques have been employed to passivate the traps in 4H-SiC/SiO₂ system (Fiorenza and Giannazzo, 2019). Various ambient utilizing oxygen (O₂), argon (Ar), hydrogen (H₂), nitrogen (N₂), ozone (O₃), nitric oxide (NO and N₂O), phosphoryl chloride (POCl₃), boron nitride (BN), and forming gas as the sources for the POA process carried out in a temperature range from 400 to 1300°C (Fiorenza and Giannazzo, 2019). Table 2.3 lists the different conditions for POA of 4H-SiC/SiO₂ as well as the key findings obtained. It was reported that the SiO₂ grown by wet oxidation exhibited superior MOS characteristics compared to dry oxidation, particularly on the C-face of 4H-SiC (Hijikata *et al.*, 2006; Maeda *et al.*, 1988; Palmieri *et al.*, 2008). The investigation into the effects of different oxidation process on MOS characteristics using photoelectron spectra revealed that the small areal density of the compositional transition states during wet oxidation contributed to the favorable electrical characteristics of MOS devices on the 4H-SiC (Hijikata *et al.*, 2006). Furthermore, wet oxidation was demonstrated to significantly diminish interface stress and mitigated the formation of carbon-related defects that typically accumulated at the 4H-SiC/SiO₂ interface during dry oxidation (Indari *et al.*, 2019). This led to improved electrical properties, particularly in reducing gate leakage current (Hijikata *et al.*, 2006; Indari *et al.*, 2019). Subsequent research revealed that the nitridation by NO or N₂O by introducing small amount of nitrogen at the MOS interface was reported to not only diminish the overall traps density but also improving leakage properties of the PL (Gutt *et al.*, 2014). In order to incorporate more nitrogen into the PL, the plasma enhanced and low-pressure chemical vapor deposition (PECVD and LPCVD) methods were employed to deposit nitrogen oxide (SiON) as PL on 4H-SiC (D. Cho *et al.*, 2017; Iwasaki *et al.*, 2009). However, the SiON grown by PECVD and LPCVD would typically result in higher interface state density (D_{it}) and effective oxide charge (Q_{eff})

(D. Cho *et al.*, 2017; Iwasaki *et al.*, 2009).

Reports suggested that POA in Ar ambient followed by a wet O₂ 1150°C for 3 hours could reverse the Q_{eff} of the 4H-SiC based MOS capacitor from 5.0×10^{11} to $-17.0 \times 10^{11} \text{ cm}^{-2}$, indicating the POA in O₂ ambient substantially influenced deep acceptor-type interface states and negative fixed charges in 4H-SiC based MOS capacitor (Yano *et al.*, 1999). In addition, a 30-min POA at 1000°C in hydrogen ambient was employed to enhance the performance of 4H-SiC/SiO₂ MOS capacitor by neutralizing the Si dangling bonds, which resulted in a decrease in D_{it} (at $E_c - E_t = 0.4 \text{ eV}$) from 3.4×10^{12} to $9.8 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ and a reduction in flat band voltage (V_{FB}) from 15.7 to 1.1 V (Fukuda *et al.*, 1999). Moreover, the secondary ion mass spectrometer (SIMS) analysis revealed that hydrogen accumulated at the interface and terminated the Si and C dangling bonds (Fukuda *et al.*, 1999). However, the subsequent investigation of conductance-voltage (G - V) results has indicated that hydrogenation of dangling bonds, as proposed by Fukuda *et al.* (Fukuda *et al.*, 1999), was not the dominant. Instead, it has been found that carbon clusters were the main contributor to D_{it} within the SiC band gap (Pensl *et al.*, 2001). Furthermore, the attempt was made to improve performance of the 4H-SiC/SiO₂ MOS capacitor by using NO annealing, where 1h POA at 1150°C have resulted in the reduction of D_{it} (at $E_c - E_t = 0.4 \text{ eV}$) from 9.2×10^{12} to $3.0 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ (Chung *et al.*, 2000). This decrease was attributed to the incorporation of nitrogen ions into PL and their formation of chemical bonds with silicon, carbon, and carbon clusters during the annealing process in NO ambient (Chung *et al.*, 2000).

Additionally, a comparison of the effect of POA in NH₃, N₂, and N₂O ambient has revealed that NH₃ was superior in eliminating the interface traps (Soejima *et al.*, 2013). Further cross-sectional transmission electron microscope (TEM) analysis has

shown the POA in NH_3 ambient demonstrated a lower interfacial roughness than in N_2 and N_2O (Soejima *et al.*, 2013). Furthermore, the POA in POCl_3 has demonstrated an excellent effect on the 4H-SiC/ SiO_2 interface by reducing the shallow interface traps, where POCl_3 annealing at 1000°C could significantly reduce the D_{it} (at $E_c-E_t = 0.2$ eV) from 1×10^{12} to $9 \times 10^{10} \text{ cm}^{-2} \text{ eV}^{-1}$, which was much lower than $4 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ for that annealed in NO ambient at 1200°C (Okamoto *et al.*, 2010). Subsequent research has revealed that the incorporation of phosphor by the POA in phosphorus pentoxide (P_2O_5) ambient has converted the entire SiO_2 PL to phosphosilicate glass, which in turn demonstrated a lower D_{it} due to the efficient phosphorous passivation of threefold coordinated carbon atoms at the interface, while a higher leakage current was observed for the 4H-SiC/ SiO_2 subjected POA in P_2O_5 compared to a in NO ambient (Sharma *et al.*, 2012). Furthermore, the boron (B) was incorporated into SiO_2 by POA on a planar diffusion source composed of boron nitride (BN) and 3.5-6.5% boric oxide (B_2O_3) (Okamoto *et al.*, 2014). The SIMS result indicated that B accumulated near the 4H-SiC/ SiO_2 interface and resulted in stress relaxation, and thus, D_{it} ($3.0 \times 10^9 \text{ cm}^{-2} \text{ eV}^{-1}$ at $E_c-E_t = 0.4$ eV) was three orders of magnitude lower than that without boron ($1.1 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$) (Okamoto *et al.*, 2014). Subsequent study demonstrated the ability of the boron on reducing D_{it} and NITs, where a similar lower D_{it} of $3.9 \times 10^9 \text{ cm}^{-2} \text{ eV}^{-1}$ was attained for 4H-SiC/ SiO_2 interface POA at 1150°C (Cabello *et al.*, 2017).

Furthermore, a higher E_B of 11.3 MV/cm was attained for the SiO_2 POA in N_2O at 1150°C when compared with E_B of 10.7 MV/cm that POA in POCl_3 (Fiorenza *et al.*, 2014). The detrimental effect of the incorporation of the phosphorus in thermal oxidized SiO_2 was verified by the reduction of E_B from 10.0 to 8.7 MV/cm after phosphorus implantations (Mikhaylov *et al.*, 2015). Further research has revealed that the 4H-SiC/ SiO_2 MOS capacitor thermal oxidized in N_2O and POA in dry oxygen

ambient demonstrated an E_B of 11.8 MV/cm (D. Cho *et al.*, 2017). The recent research showed that the E_B of the thermal oxidized 4H-SiC/SiO₂ MOS capacitor was significantly improved by POA in electron cyclotron resonance (ECR) ozone (O₃) plasma ambient ($E_B = 12.1$ MV/cm) (Yin *et al.*, 2022). As a whole, it was revealed that nitrided SiO₂ exhibited superior MOS characteristics compared to SiO₂ annealed in other ambient, especially in NO ambient (Puschkarsky *et al.*, 2019). The NO annealing could significantly decrease the defect concentration in the PL and the interface with 4H-SiC (D_{it} of 5.5×10^{10} eV⁻¹ cm⁻², Q_{eff} of 9.0×10^{10} cm⁻²) (Chinone *et al.*, 2017; Jamet *et al.*, 2001), which was crucial for improving channel mobility in 4H-SiC based MOS devices (Langpoklakpam *et al.*, 2022). Furthermore, nitrided SiO₂ was also the most commonly used PL for 4H-SiC based MOS devices in industrial manufacture (Langpoklakpam *et al.*, 2022).

Table 2.3 Various parameters of thermal oxidized SiO₂ on 4H-SiC substrate in previous literatures.

Reference	Deposition Method	POA	D_{it} at $E_c-E_t=0.4$ eV (eV ⁻¹ cm ⁻²)	ΔV_{FB} or Q_{eff} (V or cm ⁻²)	E_B (MV/cm)
(Afanasev <i>et al.</i> , 1997)	Dry O ₂ SiO ₂	Ar 1120-1150°C	1.3×10^{12}	-	-
(Yano <i>et al.</i> , 1999)		Ar 1150°C 30min	-	5.0×10^{11}	-
(Fukuda <i>et al.</i> , 1999)		H ₂ 1000°C	9.8×10^{11}	$\Delta V_{FB}=3.5V$	-
(Přez-Tomás <i>et al.</i> , 2009) (Kikuchi <i>et al.</i> , 2014)		O ₂ 800-1050°C	3.1×10^{10} - 1.3×10^{11}	5.7×10^{11}	-
(Okamoto <i>et al.</i> , 2010)		POCl ₃ 900-1000°C	9.0×10^{10} - 1.0×10^{12}	(-2.0×10^{10}) - 4.0×10^{11}	-
(Jamet <i>et al.</i> , 2001) (Chinone <i>et al.</i> , 2017)		NO 1150°C	5.5×10^{10} - 2.0×10^{12}	9.0×10^{10} - 3.0×10^{11}	-
(D. Cho <i>et al.</i> , 2017)		10 % N ₂ O in N ₂ 1200°C	2.5×10^{11} $E_c-0.2eV$	2.97×10^{11}	10.1
(Okamoto <i>et al.</i> , 2017)		BN 950°C	3.0×10^9	-	-
(Iwasaki <i>et al.</i> , 2009)		N ₂ /H ₂ 400°C	3.1×10^{11} - 5.1×10^{12}	-	-
(Yano <i>et al.</i> , 1999)	Wet O ₂ SiO ₂	Wet O ₂ 1150°C	-	-1.5×10^{12}	-
(Chung <i>et al.</i> , 2000)		Ar 1150°C	-4.0×10^{11}	-	-
(Palmieri <i>et al.</i> , 2008)		NO 1150°C	3.0×10^{11}	-	-
(Chinone <i>et al.</i> , 2017)		Ar 1120°C	1.4×10^{10}	5.9×10^{11}	10.0
		Wet N ₂ 1120°C	7.0×10^{11}	8.0×10^{11}	-
		H ₂	$<1.0 \times 10^{10}$	-	-

Table 2.3 (Continued).

Reference	Deposition Method	POA	D_{it} at $E_c-E_t=0.4$ eV ($\text{eV}^{-1} \text{cm}^{-2}$)	ΔV_{FB} or Q_{eff} (V or cm^{-2})	E_B (MV/cm)
(Jamet <i>et al.</i> , 2001)	NO-Nitrided SiO ₂	N ₂ 1150°C	1.6×10^{11}	-	-
(Fiorenza <i>et al.</i> , 2014)	PECVD SiO ₂	N ₂ O 1150°C	1.8×10^{12} $E_c-0.2\text{eV}$	-	11.3
(Swanson <i>et al.</i> , 2012)		POCl ₃ 1000°C	5.7×10^{11} $E_c-0.2\text{eV}$	-	10.7
(Iwasaki <i>et al.</i> , 2009)	PECVD SiON	N ₂ /H ₂ 400°C	1.7×10^{11} - 3.1×10^{11}	$\Delta V_{FB}=5.26-7.43\text{V}$	-
(D. Cho <i>et al.</i> , 2017)	LPCVD SiON	Dry O ₂ 1200°C	7.0×10^{10} $E_c-0.2\text{eV}$	1.29×10^{11}	11.8
		Wet O ₂ 1200°C	6.0×10^{10} $E_c-0.2\text{eV}$	6.9×10^{11}	11.3