GREEN SYNTHESIZED CeO₂ NANOSTRUCTURES ON CeO₂ AND Eu DOPED CeO₂ AS PASSIVATION LAYER FOR SILICON BASED METAL-OXIDE-SEMICONDUCTOR DEVICES

SAAD MILAD ALI NSAR

UNIVERSITI SAINS MALAYSIA

2024

GREEN SYNTHESIZED CeO₂ NANOSTRUCTURES ON CeO₂ AND Eu DOPED CeO₂ AS PASSIVATION LAYER FOR SILICON BASED METAL-OXIDE-SEMICONDUCTOR DEVICES

by

SAAD MILAD ALI NSAR

Thesis submitted in fulfilment of the requirements for the degree of Doctor of Philosophy

April 2024

ACKNOWLEDGEMENT

I would like to start by expressing my gratitude to Allah Almighty, the Most Compassionate and the Most Merciful, for giving me the opportunity and the ability to complete my PhD programme and thesis. I am immensely thankful to my supervisor, Dr. Lim Way Foong, for her constant guidance, feedback, and encouragement throughout my research journey. She has been a role model and a mentor for me. I also appreciate my co-supervisor, Prof. Ir. Dr. Kuan Yew Cheong and Prof. Dr. Zainuriah Hassan, for her support, advice, and assistance in ensuring the quality and completion of my research. Her knowledge and experience have been very beneficial to me. I acknowledge the financial support from Universiti Sains Malaysia under RUI Project No. 1001/CINOR/8011049. I dedicate this work to the memory of my beloved father (Mr. Milad) and to my mother (Mrs. Foz) and my small family members: my wife (Zahrah) and my sons (Batool and Abdullah). They have been my source of strength and have always prayed for me. I appreciate their patience, concern, care, love, and moral support. I also thank the supporting and technical staff of the INOR and NOR laboratories at Universiti Sains Malaysia for their valuable technical support and assistance. Finally, I am especially grateful to my fellow members, Mr. Shakeer, Ms. Farah, Ms. Ainita, and others, who have given me useful advice and help during the laboratory work.

TABLE OF CONTENTS

ACKN	NOWL	EDGEMENTii	
TABLE OF CONTENTSiii			
LIST	OF TA	BLESviii	
LIST	OF FIC	SURES xi	
LIST	OF SY	MBOLS xx	
LIST	OF AB	BREVIATIONS xxii	
ABST	RAK	xxiv	
ABST	RACT	xxvi	
CHA	PTER 1	INTRODUCTION1	
1.1	Overv	iew1	
1.2	Proble	m Statement	
1.3	Object	ives5	
1.4	Scope	of the Study	
1.5	Outlin	e of Thesis	
CHAPTER 2 THEORETICAL BACKGROUND AND LITERATURE REVIEW		THEORETICAL BACKGROUND AND LITERATURE REVIEW8	
2.1	Introd	action	
2.2	Nanos Silicor	tructured Films as High Dielectric Constant (k) Materials for n-based Metal-Oxide-Semiconductor (MOS)	
	2.2.1	Development of Gate Oxide as Passivation Layer for Silicon10	
		2.2.1(a) The State-Of-The-Art Silicon Dioxide (SiO ₂)12	
	2.2.2	High <i>k</i> Material as Alternative Passivation Layers for Silicon	
2.3	Materi	als Properties of CeO ₂	
	2.3.1	Optical Properties	
	2.3.2	Electrochemical Properties	
	2.3.3	Magnetic Properties	

	2.3.4	Passivatio	n Properties	25
2.4	Ceriu	m Oxide (Co	eO ₂) and Its Applications	26
	2.4.1	Catalytic A	Applications of CeO ₂	27
		2.4.1(a)	Solid Oxide Fuel Cell (SOFC)	27
		2.4.1(b)	Carbon Monoxide Oxidation	29
		2.4.1(c)	Photocatalysis	30
	2.4.2	CeO ₂ as H	ligh <i>k</i> Passivation Layer	32
2.5	Doped	d CeO ₂ and	Its Applications	37
	2.5.1	Catalytic A	Applications of Doped CeO ₂	38
	2.5.2	Doped Ce	O ₂ as High <i>k</i> Passivation Layer	42
		2.5.2(a)	Potential of Eu ³⁺ -doped CeO ₂ as High <i>k</i> Passivation Layer	44
2.6	Synth	esis of CeO	2 Nanostructures and Applications	45
	2.6.1	Traditiona	l Synthesis Methods	46
		2.6.1(a)	Precipitation method	46
		2.6.1(b)	Hydrothermal Method	47
		2.6.1(c)	Sol Gel Method	48
	2.6.2	Green Syn	thesis Methods	49
		2.6.2(a)	Green Synthesis from Plants	50
		2.6.2(b)	Green Synthesis from Microbes	58
	2.6.3	Effect of M	Monoethanolamine (MEA) on Synthesis Process	59
2.7	Seed 1	Layer Assist	ted Growth of Nanostructures	60
2.8	CeO ₂ Nanos	and Doped (structures	CeO ₂ as Potential Seed Layer for Overgrowth of CeO ₂	63
CHA	PTER 3	B METI	HODOLOGY	67
3.1	Metho	odological A	pproach	67
3.2	Raw M	Materials an	d Chemical Selection	74
	3.2.1	Substrate	Material	74

	3.2.2	Materials	for Green Synthesized CeO ₂ Nanostructures75
	3.2.3	Preparation	n of CeO ₂ and Eu ³⁺ -doped CeO ₂ precursor
	3.2.4	Materials	for Post-Deposition Annealing76
	3.2.5	Materials	for Gate Electrode Deposition77
3.3	Exper	imental Proc	cedures
	3.3.1	Substrate (Cleaning Process
	3.3.2	Preparation	n of Precursor Solution79
		3.3.2(a)	CeO ₂ Precursor
		3.3.2(b)	Eu ³⁺ -doped CeO ₂ Precursor 80
		3.3.2(c)	Green Synthesis Precursor for CeO ₂ Nanostructures
	3.3.3	Depositior	and Post-Deposition Process
		3.3.3(a)	CeO ₂ Nanostructures on Si(111) Substrate 81
		3.3.3(b)	CeO ₂ on Si(100) Substrate
		3.3.3(c)	Eu ³⁺ -doped CeO ₂ on Si(100) Substrate
		3.3.3(d)	CeO ₂ Nanostructures on CeO ₂ Seed Layer
			3.3.3(d)(i) CeO ₂ Nanostructures With and Without MEA Addition on CeO ₂ Seed Layer
			3.3.3(d)(ii) CeO ₂ Nanostructures on Different Numbers of CeO ₂ Seed Layers
		3.3.3(e)	CeO ₂ Nanostructures on Eu ³⁺ -doped CeO ₂ Seed Layer
	3.3.4	Metal Con	tact Deposition Process
3.4	Chara	cterization N	Method
	3.4.1	X-Ray Dif	fraction (XRD) 90
	3.4.2	Field Emis	ssion Scanning Electron Microscopy (FESEM) 91
	3.4.3	Energy-Di	spersive X-Ray (EDX) Spectroscopy
	3.4.4	Atomic Fo	prce Microscopy (AFM) 94
	3.4.5	UV-visible	e (UV-VIS) Spectrophotometer

	3.4.6	Photoluminescence (PL) Spectroscopy	96
	3.4.7	Raman Spectroscopy	97
	3.4.8	Capacitance- Voltage (C-V) and Current-Voltage (I-V) Measurement	98
CHAI	PTER 4	RESULTS AND DISCUSSIONS	100
4.1	Introd	uction	100
4.2	Green	synthesis of CeO ₂ Nanostructures on Silicon	101
	4.2.1	Synergetic Effects of Monoethanolamine (MEA) and Post- Deposition Calcination on Green Synthesized CeO ₂ Nanostructures Spin-Coated on Silicon Substrate	101
	4.2.2	Investigation of Incorporating CeO ₂ Seed Layer for Overgrowth of Green Synthesized CeO ₂ Nanostructures Deposited on Silicon	113
4.3	Invest Silicon	igation of CeO ₂ and Eu ³⁺ -Doped CeO ₂ Films Deposited on	129
	4.3.1	Synthesis and Deposition of CeO ₂ films on Silicon	129
	4.3.2	Effect of Annealing on Morphological, Crystalline, Optical and Electrical Characteristics of Eu ³⁺ -doped CeO ₂ Films with respect to Nitrogen-Oxygen-Nitrogen Ambient	148
	4.3.3	Effect of Annealing on Morphological, Crystalline, Optical and Electrical Characteristics of Eu ³⁺ -doped CeO ₂ Films with respect to Forming Gas-Oxygen-Forming Gas Ambient	169
	4.3.4	Effect of Annealing Temperature on Morphological, Crystalline, Optical and Electrical Characteristics of Eu ³⁺ - doped CeO ₂ Films with respect to Argon-Oxygen-Argon Ambient	187
4.4	Overg Seede	rowth of CeO ₂ Nanostructures on CeO ₂ and Eu ³⁺ -doped CeO ₂ d Layer Deposited on Silicon	207
	4.4.1	Deposition of CeO ₂ Nanostructures on Different Numbers of CeO ₂ Seed Layers.	209
	4.4.2	Growth of CeO ₂ Nanostructures on Eu ³⁺ -doped CeO ₂ Seed Layer	227
CHAI	PTER 5	5 CONCLUSION AND FUTURE RECOMMENDATIONS	238
5.1	Conclu	usion	238

5.2	Recommendations for Future Research	244
REFERENCES		245
LIST	OF PUBLICATIONS	

LIST OF TABLES

Table 2.1	High <i>k</i> Materials used as Passivation Layers for Si-based MOS Devices reported in the Literature and Their Performance
Table 2.2	Studies on CeO ₂ Films Deposited on Different Substrates as High <i>k</i> Materials
Table 2.3	Plant Mediated Synthesis of Metal and Metal Oxide Nanoparticles
Table 3.1	Specification of Si substrates used for the deposition of CeO ₂
Table 3.2	Type of chemical, chemical formula, chemical grade, and supplier for substrate cleaning process
Table 3.3	Type of chemical, chemical formula, chemical grade, and supplier for substrate cleaning process
Table 3.4	Materials required for post-deposition annealing process76
Table 3.5	Materials for Gate Electrode Metallization
Table 3.6	Type of Characterization Technique
Table 4.1	Diffraction angles and calculated lattice parameter of CeO ₂ nanostructures subjected to post-deposition calcination temperatures of 500 and 800°C with and without MEA 104
Table 4.2	Crystallite size, dislocation density, microstrain, and bandgap values of the CeO ₂ nanostructures with and without MEA addition. 109
Table 4.3	Elemental composition for the CeO ₂ nanostructures at different temperatures
Table 4.4	The diffraction angles of CeO ₂ nanostructures prepared using different configurations and annealed at 800°C 115
Table 4.5	Crystallite size, dislocation density, microstrain, direct and indirect bandgap, as well as lattice parameter <i>a</i> determined for Sample 1, Sample 2, Sample 3, and Sample 4 118
Table 4.6	Elemental composition for the CeO ₂ nanostructures at annealed at 800°C
Table 4.7	Total oxide thickness (t _{TOT}) for Sample 1, Sample 2, Sample 3, and Sample 4

Table 4.8	RMS Surface Roughness of Sample 1, Sample 2, Sample 3, and Sample 4.	123
Table 4.9	Elemental composition for the CeO ₂ films at different temperatures.	135
Table 4.10	Diffraction angle with respect to the temperature of CeO ₂ films that had undergone post-deposition annealing temperatures at 600, 700, 800, and 900°C	137
Table 4.11	Thicknesses of CeO_2 and SiO_2 layer fitted with XRR in comparison with total oxide thickness measured using FESEM.	143
Table 4.12	Diffraction angles of Eu ³⁺ -doped CeO ₂ films subjected to post-deposition annealing temperatures at 600, 700, 800, and 900°C in nitrogen-oxygen-nitrogen ambient.	151
Table 4.13	Elemental composition of Eu ³⁺ -doped CeO ₂ films subjected to different post-deposition annealing temperatures in nitrogen-oxygen-nitrogen ambient.	152
Table 4.14	The thickness acquired through XRR profile fitting for Eu ³⁺ - doped CeO ₂ films annealing temperatures in nitrogen-oxygen- nitrogen ambient.	164
Table 4.15	Diffraction angles detected for Eu ³⁺ -doped CeO ₂ films that had undergone post-deposition annealing temperatures at 600, 700, 800, and 900°C forming gas-oxygen-forming gas ambient.	171
Table 4.16	Elemental composition present in the Eu ³⁺ -doped CeO ₂ films subjected to different annealing temperatures in forming gas-oxygen-forming gas ambient.	172
Table 4.17	The thickness acquired by XRR profile fitting for Eu ³⁺ -doped CeO ₂ films subjected to annealing temperatures in forming gas-oxygen-forming gas ambient.	183
Table 4.18	Diffraction angle detected for Eu ³⁺ -doped CeO ₂ films that had undergone post-deposition annealing temperatures at 600, 700, 800, and 900°C in argon-oxygen-argon ambient	191
Table 4.19	Elemental composition for the Eu ³⁺ -doped CeO ₂ films subjected to annealing temperatures in argon-oxygen-argon ambient.	192
Table 4.20	The thickness acquired through XRR profile fitting for Eu^{+3} - doped CeO ₂ films subjected to annealing temperatures in argon-oxygen-argon ambient.	201

Table 4.21	Diffraction angles detected for CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers annealed at 800°C 211
Table 4.22	Elemental composition for the CeO ₂ nanostructures on different numbers of CeO ₂ seed layers annealed at 800°C
Table 4.23	Thickness acquired through XRR profile fitting and FESEM for CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Table 4.24	Crystallite size, dislocation density, microstrain, bandgap values of CeO_2 nanostructures deposited on Eu^{3+} -doped CeO_2 and CeO_2 seed layer
Table 4.25	Elemental composition, RMS roughness, and total oxide thickness of CeO_2 nanostructures deposited on CeO_2 and Eu^{3+} -doped CeO_2 seed layer
Table 5.1	Summary of data on annealing temperatures, dielectric constant (k) , film thickness, direct bandgap, indirect bandgap, and leakage current density for all samples in this study

LIST OF FIGURES

Page

Figure 2.1	Typical MOS structure possessing metal electrode, oxide layer, and semiconductor substrate (Kahraman & Yilmaz, 2020)
Figure 2.2	A schematic diagram of typical p channel MOSFET using n- type Si (Wang & Tsui, 2013) 11
Figure 2.3	A schematic diagram showing the occurrence of direct tunneling of electrons through the triangular potential barrier (Thriveni & Ghosh, 2019)
Figure 2.4	A schematic diagram of leakage current reduction with the replacement of SiO_2 passivation layer by high k materials (Sakshi & Singh, 2016)
Figure 2.5	Schematic diagram showing cubic fluorite crystal structure of CeO ₂ (Younis & Li, 2016)
Figure 2.6	Metal pattering on ceria thin films (a) Schematic figure showing the macroscopic reaction sites and the steps involved for surface reaction and bulk diffusion, (b) Patterned electrode with an embedded current collector that restricts the metallic phase contribution, (c-h) After electrochemical characterisation, the SEM image was recorded under humid atmospheres at 650°C, (samaria-doped ceria (SDC)/SM _{0.2} Ce _{0.8} O _{1.9d} , yttria-stabilized zirconia (YSZ)/Y _{0.16} Zr _{0.84} O _{1.92}) (Younis & Li, 2016)
Figure 2.7	Schematic diagram of the degradation mechanisms for the MO dye with indium doped CeO ₂ nanocrystals under ultraviolet-visible light irradiation (Younis et al., 2016)31
Figure 2.8	Biosynthesis: Reduction, stabilization, and characterization of CeO ₂ nanoparticles (Nadeem et al., 2020)
Figure 3.1	Summary of research methodology in this research work
Figure 3.2	Summary of research methodology for Part 1
Figure 3.3	Summary of research methodology for Part 2
Figure 3.4	Summary of research methodology for Part 3
Figure 3.5	Summary of research methodology for Part 4

Figure 3.6	Summary characterization techniques used in this research work.	73
Figure 3.7	Steps of Si substrate cleaning process.	78
Figure 3.8	Schematic diagram showing synthesis process of CeO ₂ nanostructures using <i>Pandanus amaryllifolius</i> leaves as the stabilizing agent.	81
Figure 3.9	Spin-coater to deposit the precursor.	83
Figure 3.10	The post-annealing temperatures & gas profiles were applied to the films.	84
Figure 3.11	Schematic diagram of a horizontal tube furnace with gases flow.	84
Figure 3.12	Schematic diagram showing the four types of samples prepared in this work.	85
Figure 3.13	Schematic diagram showing the four types of samples prepared in this work. Sample 1 consists of CeO ₂ nanostructures deposited on Si substrate with CeO ₂ seed layer while Sample 2 consists of CeO ₂ nanostructures prepared in the presence of MEA deposited on Si substrate with CeO ₂ seed layer. Sample 3 is the deposition of CeO ₂ nanostructures on Si substrate without the CeO ₂ seed layer while Sample 4 is the deposition of CeO ₂ nanostructures in the presence of MEA on Si substrate without the CeO ₂ seed layer.	86
Figure 3.14	AUTO 306 thermal evaporator for Aluminium (Al) metal contact deposition.	88
Figure 3.15	Stages of thermal evaporator process for metal gate electrode deposition using Aluminium (Al).	88
Figure 3.16	Schematic of X-ray diffraction pattern and BRUKER D8 Discover X-ray diffraction machine.	91
Figure 3.17	FEI Nova NanoSEM 450 equipped with Energy-Dispersive X-ray (EDX) spectrometer	92
Figure 3.18	Atomic Force Microscopy with model of Dimension EDGE, BRUKER	94
Figure 3.19	UV-Visible-NIR Spectrophotometer (Cary 5000).	96
Figure 3.20	Room temperature Mini PL spectra images with PC connection	97
Figure 3.21	Raman spectroscopy system.	98

Figure 3.22	Keithley 4200A-SCS Semiconductor Parameter Analyser (SPA)
Figure 4.1	HRXRD patterns of CeO ₂ nanostructures with and without MEA subjected to post-deposited calcination at 500 and 800°C
Figure 4.2	Coefficient of texture for CeO ₂ nanostructures with MEA addition
Figure 4.3	Coefficient of texture for CeO ₂ nanostructures without MEA addition
Figure 4.4	Surface morphology of CeO ₂ nanostructures perceived at (a) 500°C and (b) 800°C without MEA and with MEA [(c) 500°C and (d) 800°C]
Figure 4.5	Raman spectra of CeO_2 nanostructures (a) without and (b) with MEA annealed at different temperatures 500 and 800°C 113
Figure 4.6	HRXRD patterns of Samples 1, 2, 3 and 4 annealed at 800°C.
Figure 4.7	A relationship of coefficient of texture for (a) Sample 1, (b) Sample 2, (c) Sample 3 and (d) Sample 4 117
Figure 4.8	Surface morphology of CeO ₂ nanostructures (a) Sample 1, (b) Sample 2, (c) Sample 3 and (d) Sample 4 annealed at 800°C 121
Figure 4.9	Cross-sectional images of CeO ₂ nanostructures annealed at 800°C [(a) Sample 1, (b) Sample 2, (c) Sample 3, and Sample 4]
Figure 4.10	3-dimensional topographies of CeO_2 nanostructures subjected to post-deposition annealing temperature of 800°C for (a) Sample 1, (b) Sample 2, (c) Sample 3, and (d) Sample 4124
Figure 4.11	Raman spectra of Samples 1, 2, 3 and 4 annealed at 800°C 125
Figure 4.12	Room temperature photoluminescence (PL) spectra of CeO ₂ nanostructures annealed temperature at 800°C
Figure 4.13	Leakage current density-voltage $(J-V_g)$ characteristics of CeO ₂ nanostructures annealed at 800°C [(a) Sample 1, (b) Sample 2, (c) Sample 3, and (d) Sample 4]129
Figure 4.14	Surface morphology of CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C
Figure 4.15	Cross-sectional FESEM images of (a) as-deposited and annealed CeO ₂ films at (b)600°C, (c) 700°C, (d) 800°C. and (e) 900°C

Figure 4.16	Total oxide thickness (t _{TOT}) of CeO ₂ films annealed at different temperatures
Figure 4.17	3-demensional topographies of CeO ₂ films subjected to post- deposition annealing temperature at (a) 600, (b) 700, (c) 800, and (d) 900°C
Figure 4.18	RMS roughness of CeO ₂ films annealed at different temperatures
Figure 4.19	HRXRD patterns of CeO ₂ films annealed at 600, 700, 800, and 900°C
Figure 4.20	A relationship of lattice parameter and dislocation density of CeO ₂ films as a function of annealing temperature
Figure 4.21	Coefficient of texture, T_{hkl} for CeO ₂ films with respect to annealing temperatures
Figure 4.22	Crystallite size (D) and microstrain (ε) on CeO ₂ films139
Figure 4.23	Direct (E_g^d) and indirect (E_g^{id}) bandgap (E_g) for CeO ₂ films 141
Figure 4.24	XRR data and curves fitting (black lines) of CeO ₂ films annealed at different temperatures
Figure 4.25	Room temperature photoluminescence (PL) spectra of CeO ₂ films annealed at different temperatures
Figure 4.26	1 MHz capacitance-voltage $(C-V_g)$ characteristics of MOS capacitor based on CeO_2 films annealed at different temperatures
Figure 4.27	Dielectric constant (k) value of CeO ₂ films annealed at different temperatures
Figure 4.28	Leakage current density-voltage $(J-V_g)$ characteristics of CeO ₂ films annealed at different temperatures
Figure 4.29	HRXRD patterns of Eu ³⁺ -doped CeO ₂ films annealed at 600, 700, 800, and 900°C in nitrogen-oxygen-nitrogen ambient 150
Figure 4.30	A relationship of lattice parameter and dislocation density of Eu^{3+} -doped CeO ₂ films subjected to different post-deposition annealing temperatures in nitrogen-oxygen-nitrogen ambient 151
Figure 4.31	Coefficient of texture, T_{hkl} for Eu ³⁺ -doped CeO ₂ films subjected to different post-deposition annealing temperatures in nitrogen-oxygen-nitrogen ambient

Figure 4.32	Crystallite size (D) and microstrain (ε) on Eu ³⁺ -doped CeO ₂ films annealing temperatures in nitrogen-oxygen-nitrogen ambient
Figure 4.33	Three-dimensional topographies of Eu ³⁺ -doped CeO ₂ films subjected to post-deposition annealing temperature at (a) 600, (b) 700, (c) 800, and (d) 900°C in nitrogen-oxygen-nitrogen ambient
Figure 4.34	RMS roughness of Eu ³⁺ -doped CeO ₂ films annealed at different temperatures in ambient nitrogen-oxygen-nitrogen 158
Figure 4.35	Cross-sectional FESEM images of (a) un-annealed and Eu^{3+} - doped CeO ₂ films annealed at (b) 600°C, (c) 700°C, (d) 800°C. and (e) 900°C in nitrogen-oxygen-nitrogen ambient 159
Figure 4.36	Total oxide thickness (t_{TOT}) of Eu^{3+} -doped CeO ₂ films at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in nitrogen- oxygen-nitrogen ambient
Figure 4.37	Surface morphology of Eu ³⁺ -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C in nitrogen- oxygen-nitrogen ambient
Figure 4.38	Direct (E^d_g) and indirect (E^{id}_g) bandgap (E_g) calculated for Eu ³⁺ -doped CeO ₂ films annealed at different annealing temperatures in nitrogen-oxygen-nitrogen ambient
Figure 4.39	XRR data and curves fitting (black lines) of Eu ³⁺ -doped CeO ₂ films of annealing temperatures in nitrogen-oxygen-nitrogen ambient
Figure 4.40	Room temperature photoluminescence (PL) spectra of Eu ³⁺ - doped CeO ₂ films of annealing temperatures in nitrogen- oxygen-nitrogen ambient
Figure 4.41	1MHz capacitance-voltage $(C-V_g)$ characteristics of MOS capacitor based on Eu ³⁺ -doped CeO ₂ films annealed at different temperatures in nitrogen-oxygen-nitrogen ambient 167
Figure 4.42	Dielectric constant (k) value of Eu ³⁺ -doped CeO ₂ films annealed at different temperatures in nitrogen-oxygen- nitrogen ambient
Figure 4.43	Leakage current density-voltage $(J-V_g)$ characteristics of Eu ³⁺ -doped CeO ₂ films subjected to annealing at different temperatures in nitrogen-oxygen-nitrogen ambient
Figure 4.44	HRXRD patterns of Eu ³⁺ -doped CeO ₂ films annealed at 600, 700, 800, and 900°C in ambient forming gas-oxygen-forming gas ambient

Figure 4.45	A relationship of lattice parameter and dislocation density of Eu ³⁺ -doped CeO ₂ films annealing temperatures in forming gas-oxygen-forming gas ambient
Figure 4.46	Crystallite size (<i>D</i>) and microstrain (ε) of Eu ³⁺ -doped CeO ₂ films subjected to different annealing temperatures in forming gas-oxygen-forming gas ambient
Figure 4.47	Coefficient of texture, T_{hkl} for Eu ³⁺ -doped CeO ₂ films annealing temperatures in forming gas-oxygen-forming gas ambient
Figure 4.48	Cross-sectional FESEM images of Eu ³⁺ -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in forming gas-oxygen-forming gas ambient
Figure 4.49	Total oxide thickness (t_{TOT}) of Eu^{3+} -doped CeO ₂ films at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in forming gas- oxygen-forming gas ambient
Figure 4.50	Surface morphology of Eu ³⁺ -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C in forming gas- oxygen-forming gas ambient
Figure 4.51	3-demensional topographies of Eu^{3+} -doped CeO ₂ films subjected to post-deposition annealing temperature at (a) 600, (b) 700, (c) 800, and (d) 900°C in forming gas-oxygen- forming gas ambient. 179
Figure 4.52	RMS roughness of Eu ³⁺ -doped CeO ₂ films annealed at different temperatures in forming gas-oxygen-forming gas ambient
Figure 4.53	Direct (E^d_g) and indirect (E^{id}_g) bandgap (E_g) for Eu ³⁺ -doped CeO ₂ films subjected to different annealing temperatures in forming gas-oxygen-forming gas ambient
Figure 4.54	XRR data and curves fitting (black lines) of Eu ³⁺ -doped CeO ₂ films of annealing temperatures in forming gas-oxygen- forming gas ambient
Figure 4.55	Room temperature photoluminescence (PL) spectra of Eu^{3+} - doped CeO ₂ films subjected to annealing in forming gas- oxygen-forming gas ambient
Figure 4.56	1 MHz capacitance-voltage $(C-V_g)$ characteristics of MOS capacitor based on Eu ³⁺ -doped CeO ₂ films subjected to annealing in forming gas-oxygen-forming gas ambient
Figure 4.57	Dielectric constant (k) value of Eu ³⁺ -doped CeO ₂ films annealed at different temperatures in forming gas-oxygen- forming gas ambient

Figure 4.58	Leakage current density-voltage $(J-V_g)$ characteristics of Eu^{3+} -doped CeO ₂ films subjected to annealing in forming gas- oxygen-forming gas ambient
Figure 4.59	HRXRD patterns of Eu ³⁺ -doped CeO ₂ films annealed at 600, 700, 800, and 900°C in argon-oxygen-argon ambient
Figure 4.60	A relationship of lattice parameter and dislocation density of Eu^{3+} -doped CeO ₂ films subjected to annealing temperatures in argon-oxygen-argon ambient. 190
Figure 4.61	Crystallite size (D) and microstrain (ε) of Eu ³⁺ -doped CeO ₂ films subjected to annealing temperatures in argon-oxygen- argon ambient
Figure 4.62	Coefficient of texture, T_{hkl} for Eu ³⁺ -doped CeO ₂ films subjected to annealing temperatures in argon-oxygen-argon ambient
Figure 4.63	Surface morphology of Eu ³⁺ -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C, and (d) 900°C in argon-oxygen- argon ambient
Figure 4.64	Cross-sectional images FESEM of Eu ³⁺ -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in argon-oxygen-argon ambient
Figure 4.65	Total oxide thickness (t_{TOT}) of Eu ³⁺ -doped CeO ₂ films at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in argon-oxygen- argon ambient. 197
Figure 4.66	Three-dimensional surface topographies of Eu^{+3} -doped CeO ₂ films annealed at (a) 600°C, (b) 700°C, (c) 800°C. and (d) 900°C in argon-oxygen-argon ambient
Figure 4.67	RMS roughness of Eu ⁺³ -doped CeO ₂ films annealed at different temperatures in argon-oxygen-argon ambient
Figure 4.68	XRR data and curves fitting (black lines) of Eu ⁺³ -doped CeO ₂ films subjected to annealing temperatures in argon-oxygen- argon ambient
Figure 4.69	Direct (E_g^d) and indirect (E_g^{id}) bandgap (E_g) for Eu ⁺³ -doped CeO ₂ films of annealing temperatures in in argon-oxygen- argon ambient. 202
Figure 4.70	Room temperature photoluminescence (PL) spectra of Eu ⁺³ - doped CeO ₂ films of annealing temperatures in argon-oxygen- argon ambient

Figure 4.71	1MHz capacitance-voltage (C-V _g) characteristics of MOS capacitor based on Eu^{+3} -doped CeO ₂ films annealed at different temperatures in argon-oxygen-argon ambient
Figure 4.72	Dielectric constant (k) value of Eu ⁺³ -doped CeO ₂ films annealed at different temperatures in argon-oxygen-argon ambient
Figure 4.73	Leakage current density-voltage $(J-V_g)$ characteristics of Eu^{+3} -doped CeO ₂ films annealing at different temperatures in ambient argon-oxygen-argon
Figure 4.74	HRXRD patterns of CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers annealed at 800°C
Figure 4.75	A relationship of lattice parameter and dislocation density of CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers annealed at 800°C
Figure 4.76	Crystallite size (D) and microstrain (ε) on CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers annealed at 800°C
Figure 4.77	Coefficient of texture, T_{hkl} for CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers annealed at 800°C 214
Figure 4.78	Surface morphology of CeO ₂ nanostructures deposited on (a) 1L, (b) 3L (c) 5L, and (d) 7L of CeO ₂ seed layers and annealed at 800°C216
Figure 4.79	Cross-sectional FESEM images of CeO ₂ nanostructures on (a) 1L, (b) 3L (c) 5L, and (d) 7L of CeO ₂ seed layers and annealed at 800°C
Figure 4.80	Total oxide thickness (t_{TOT}) of CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Figure 4.81	3-dimensional topography of CeO ₂ nanostructures on (a) 1L, (b) 3L (c) 5L, and (d) 7L of CeO ₂ seed layers and annealed at 800°C
Figure 4.82	RMS roughness CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Figure 4.83	Direct (E^d_g) and indirect (E^{id}_g) bandgap (E_g) for CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Figure 4.84	XRR data and curves fitting (black lines) of CeO ₂ nanostructures on different layer of CeO ₂ seed layers annealed at 800°C

Figure 4.85	Room temperature photoluminescence (PL) spectra of CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Figure 4.86	1MHz capacitance-voltage $(C-V_g)$ characteristics of MOS capacitor based on CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C 225
Figure 4.87	Dielectric constant (k) value of CeO_2 nanostructures deposited on different numbers of CeO_2 seed layers and annealed at $800^{\circ}C.$ 225
Figure 4.88	Current density-voltage (J-Vg) characteristics of CeO ₂ nanostructures deposited on different numbers of CeO ₂ seed layers and annealed at 800°C
Figure 4.89	HRXRD patterns of CeO_2 nanostructures deposited on Eu^{3+} - doped CeO_2 and CeO_2 seed layer and annealed at 800°C
Figure 4.90	Coefficient of texture, T_{hkl} for CeO ₂ nanostructures deposited on Eu ³⁺ -doped CeO ₂ and CeO ₂ seed layer annealed at 800°C 229
Figure 4.91	Surface morphology of CeO ₂ nanostructures deposited on (a) CeO ₂ seed layer and (b) Eu^{3+} -doped CeO ₂ seed layer as well as cross-sectional FESEM images of the CeO ₂ nanostructures deposited on (c) CeO ₂ seed layer and (d) Eu^{3+} -doped CeO ₂ seed layer. 232
Figure 4.92	Surface topography of CeO_2 nanostructures deposited on (a) CeO_2 seed layer and (b) Eu^{3+} -doped CeO_2 seed layer
Figure 4.93	XRR data and curves fitting (black lines) of CeO_2 nanostructures deposited on Eu^{3+} -doped CeO_2 and CeO_2 seed layer. Inset shows table of thickness acquired through XRR profile fitting and FESEM for CeO_2 nanostructures deposited on Eu^{3+} -doped CeO_2 and CeO_2 seed layer
Figure 4.94	Room temperature PL spectra of CeO_2 nanostructures deposited on Eu^{3+} -doped CeO_2 and CeO_2 seed layer
Figure 4.95	1 MHz capacitance-voltage $(C-V_g)$ characteristics of MOS capacitors based on CeO ₂ nanostructures deposited on Eu ³⁺ -doped CeO ₂ and CeO ₂ seed layer
Figure 4.96	Leakage Current density-voltage $(J-V_g)$ characteristics of CeO ₂ nanostructures deposited on Eu ³⁺ -doped CeO ₂ and CeO ₂ seed layers

LIST OF SYMBOLS

2θ	Dini-action Angles
Å	Angstrom
а	Lattice Parameter
A _G	Capacitor area (cm ²)
С	Capacitance
Cm	Centi meter
Cox	Oxide capacitance (pF)
D	Crystallite size (nm)
d	Interplanar Spacing
E^{d}_{g}	Direct Bandgap
E_g	Energy Bandgap
$E^{id}_{\ g}$	Indirect Bandgap
ε	Microstrain
εo	Permittivity or free space
hkl	Miller indices
hv	Energy of photon
Ι	Current (A)
J	Current density (A cm ⁻²)
Κ	Dielectric constant
nm	Nanometer
q	Electronic Charge
Т	Temperature
t	Time
T _{hkl}	Coefficient of texture
t _{TOT}	Total Oxide Thickness

V_g	Gate voltage			
δ	Dislocation Density			

- λ Wavelength
- μm Micrometre

LIST OF ABBREVIATIONS

a.u	Arbitrary unit
AFM	Atomic Force Microscopy
Al	Aluminium
Ar	Agon Gas
CH ₃ COOH	Acetic acid
CH ₃ OH	Methanol
C-V	Capacitance- Voltage
DFT	Density functional theory
EDX	Energy dispersive X-ray electron microscopy
eV	Electron volt
FESEM	Field Emission Scanning Electron Microscopy
FG	Forming Gas
ICCD	International conference for diffraction data
I-V	Current-Voltage
MEA	Monoethanolamine
MOD	Metal-Organic Decomposition
MOS	Metal-Oxide-Semiconductor
N_2	Nitrogen Gas
O ₂	Oxygen Gas
PDA	Post-Deposition Annealing
PL	Photoluminescence Spectroscopy
RCA	Radio Corporation America
RMS	Root-Mean-Square
RT	Room temperature
Si	Silicon

SiO ₂	Silicon oxide

- UV-Vis Ultraviolet-visible spectroscopy
- XRD X-Ray Diffraction Analysis
- XRR X-Ray Reflectivity

SINTESIS HIJAU NANOSTRUKTUR CeO2 ATAS CeO2 DAN CeO2 DIDOPKAN Eu SEBAGAI LAPISAN PEMPASIFAN BAGI PERANTI LOGAM-OKSIDA-SEMIKONDUKTOR BERASASKAN SILIKON

ABSTRAK

Penyelidikan ini membentangkan sintesis hijau nanostruktur serium oksida (CeO₂) menggunakan ekstrak daun P. amaryllifolius yang dimendapkan pada CeO₂ dan CeO₂ didopkan Europium (Eu³⁺) sebagai lapisan pempasifan untuk peranti logamoksida-semikonduktor (MOS) berasaskan silikon. Kesan penambahan monoethanolamine (MEA) dan lapisan benih CeO₂ bagi pertumbuhan nanostruktur CeO₂ telah disiasat. Penemuan mendedahkan bahawa lapisan benih CeO₂ memainkan peranan penting dalam menghasilkan ketumpatan arus bocor (J) yang lebih rendah (~ 2.5 x 10^{-6} A cm⁻² pada voltan get (Vg) = 2V) apabila dibandingkan dengan penambahan MEA disebabkan oleh peningkatan keadaan kaya oksigen dalam sampelsampel CeO₂ oleh lapisan benih. Kesan suhu penyepuhlindapan pasca pemendapan (600, 700, 800, 900 °C) dan ambien (nitrogen-oksigen-nitrogen, gas membentukoksigen-gas membentuk, dan argon-oksigen-argon) ke atas struktur, morfologi, optik, dan ciri elektrik lapisan benih CeO2 dan Eu3+ didopkan CeO2 telah dikaji. Pengoptimuman penemuan menunjukkan bahawa ciri J-Vg yang lebih baik telah dicapai pada 800°C tanpa mengira ambien manakala penggunaan nitrogen-oksigennitrogen mengatasi ambien lain kerana pempasifan nitrogen untuk mengurangkan pembentukan silikon dioksida berpemalar dielektrik rendah (k) pada antara muka CeO₂/Si. Pertumbuhan nanostruktur CeO₂ pada 1 lapisan benih CeO₂ yang mengatasi sampel-sampel lain yang mempunyai 3, 5, dan 7 lapisan telah mencapai keputusan yang baik dari segi nilai k yang tinggi (16.19), jurang jalur langsung yang besar (3.98 eV), J yang rendah iaitu 5.07 x 10^{-11} A cm⁻² pada V_g = 5V serta voltan medan kekuatan yang tinggi (12.82 V). Penggunaan lapisan benih CeO₂ yang didopkan Eu³⁺ untuk pertumbuhan nanostruktur CeO₂ walaupun telah menunjukkan pencapaian nilai *k* yang lebih tinggi (16.91) dan jurang jalur langsung yang lebih besar (4.20 eV), ciri J-V_g yang sepadan adalah tidak sebaik sampel nanostruktur CeO₂ yang ditumbuhkan pada lapisan benih CeO₂ disebabkan kewujudan kepekatan perangkap perlahan yang lebih tinggi dalam sampel yang akan mewujudkan laluan arus bocor dan membawa kepada kerosakan awal peranti. Penjelasan terperinci berkaitan prestasi sampel-sampel yang disiasat terhadap kebolehlaksanaan untuk berfungsi sebagai lapisan pempasifan bagi peranti MOS berasaskan Si telah dibentangkan dalam tesis ini.

GREEN SYNTHESIZED CeO2 NANOSTRUCTURES ON CeO2 AND Eu DOPED CeO2 AS PASSIVATION LAYER FOR SILICON BASED METAL-OXIDE-SEMICONDUCTOR DEVICES

ABSTRACT

This research presented a green synthesis of cerium oxide (CeO₂) nanostructures using P. amaryllifolius leaves extract deposited on CeO2 and Europium (Eu³⁺) doped CeO₂ as passivation layer for silicon-based metal-oxide-semiconductor devices. The effects of adding monoethanolamine (MEA) and CeO₂ seed layers for the growth of CeO₂ nanostructures were investigated. Findings revealed that CeO₂ seed layers played an important role in yielding a lower leakage current density (J) ($\sim 2.5 \text{ x}$ 10^{-6} A cm⁻² at gate voltage (V_g) = 2V) when compared with MEA addition due to the improvement of oxygen-rich condition in the CeO₂ samples by the seed layers. The effects of post-deposition annealing temperature (600, 700, 800, 900°C) and ambient (nitrogen-oxygen-nitrogen, forming gas-oxygen-forming, and argon-oxygen-argon) onto structural, morphological, optical, and electrical characteristics of CeO₂ and Eu³⁺doped CeO₂ seed layers were studied. Optimisation of the findings showed that a better $J-V_g$ characteristic was achieved at 800°C regardless of ambient while the use of nitrogen-oxygen-nitrogen outperformed other ambient because of the passivation of nitrogen to reduce the formation of low dielectric constant (k) silicon dioxide at the CeO₂/Si interface. The growth of CeO₂ nanostructures on 1 layer of CeO₂ seed layer surpassing other samples having 3, 5, and 7 layers has attained good results in terms of a high k value (16.19), a large direct bandgap (3.98 eV), a low J of 5.07 x 10^{-11} A cm^{-2} at $V_g = 5V$ as well as large breakdown voltage (12.82 V). The employment of Eu^{3+} -doped CeO₂ seed layer for the growth of CeO₂ nanostructures though has

demonstrated the attainment of a higher k value (16.91) and a larger direct bandgap (4.20 eV), the corresponding J-V_g characteristic was not as good as the sample of CeO₂ nanostructures grown on CeO₂ seed layer due to the existence of higher concentration of slow traps in the sample, which would create leakage current path and led to an earlier breakdown of the device. Detailed explanation pertaining to the performance of investigated samples towards the feasibility to serve as passivation layer for Sibased MOS devices was presented in this thesis.

CHAPTER 1

INTRODUCTION

1.1 Overview

The semiconductor industry relies heavily on silicon (Si) as the main material for making electronic devices, such as Si-based metal-oxide semiconductor (MOS) devices. These devices have improved the semiconductor industry by using thermally grown silicon dioxide (SiO₂) as a passivation layer that could reduce leakage current of the devices (Robertson & Wallace, 2015). However, thermally grown SiO₂ has become a problem in recent years because its thickness has decreased (El Amrani et al., 2019), leading to a very high leakage current due to the direct tunnelling mechanism (Quah et al., 2010). To solve this problem and increase the reliability of Si-based MOS devices, high dielectric constant (k) materials were proposed in lieu of the thermally grown SiO_2 . These materials could achieve higher capacitance with the same physical thickness as the SiO₂ passivation layer (Chiu & Chang, 2014). The downsizing of Si-based MOS devices and the limitations of using SiO2 as the passivation layer have prompted the search for alternative high k materials (Devaray et al., 2022), such as hafnium oxide (HfO₂) (Fu et al., 2011), zirconium oxide (ZrO₂) (Kumar et al.,2016), aluminium oxide (Al₂O₃) (Koslowski et al.,2016), yttria oxide (Y₂O₃) (Alarcon-Flores et al., 2006), lanthanum aluminate (LaAlO₃) (Li & Robertson, 2012), hafnium silicate (HfSiO₄) (Lok et al., 2017), zirconium silicate (ZrSiO₄) (Yoshiasa et al., 2021) and strontium titanate (SrTiO₃) (Jan et al., 2020) as the alternatives to SiO₂ in recent decades.

1.2 Problem Statement

Cerium oxide (CeO_2), a rare-earth oxide, attracted attention as a replacement for SiO₂ as a passivation layer for Si-based MOS devices due to its intriguing features such as high k values (~23–26), large bandgap (~3.0-3.6 eV), high dielectric breakdown strength (~2.6 MV cm1), high refractive index (~2.2–2.8), large conduction band offset with Si (~ 1.48 eV), and high thermal and chemical stability on Si substrate (Chen et al., 2013). Moreover, CeO_2 has a small mismatch (0.35%) with Si and a low interface-state density (~10¹¹ cm⁻² eV⁻¹) (Agrawal et al., 2017; Chiu & Chang, 2014; Chiu & Lai, 2010; Sapkota et al., 2020; Quah et al., 2010; Vangelista, 2017). Although CeO_2 in particular has garnered a great deal of interest because of the low reduction potential and co-presence of Ce^{3+}/Ce^{4+} on their surfaces, the interchangeability of the 4+ and 3+ valence states of the cerium ions result in oxygen vacancies within the CeO₂, which would be deemed to bring unfavorable results as a passivation layer for MOS devices (Bera & Anandan, 2014). The reduction of the cerium ions facilitates the hopping of electrons from a Ce^{3+} to an adjacent Ce^{4+} ion. This reduction would assist in enhancing the conductivity as well as contributing to the reduction of bandgap (Xiong et al., 2010; Pfau & Schierbaum, 1994). Moreover, the formation of oxygen vacancies coupled with the reduction process would encourage the diffusion of more oxygen into the interface to react with the underlying Si substrate to form low $k \operatorname{SiO}_2$ interfacial layer. In addition to the oxygen vacancy induced diffusion, the high temperature annealing in an oxidizing ambient with prolonged annealing time would also be found to cause the formation of a low kinterfacial layer. The formation of interfacial layer could be challenging as the low kSiO₂ interfacial layer could reduce the overall k value, thereby nullifying the objectives of using a high $k \text{ CeO}_2$ passivation layer (Nishikawa et al., 2002). Therefore, it is

necessitated to find an alternative approach to improve the properties of CeO_2 on the perspective of the passivation layer for Si-based MOS devices.

Therefore, focus was shifted to doping CeO2 with divalent and tetravalent cations to exploring trivalent doping as a potential passivation layer for Si-based MOS devices (Patil et al., 2016). Researchers have found that doping CeO₂ with divalent or tetravalent cations would increase reducibility of CeO₂, and bandgap while enhancing its conductivity. This made the divalent or tetravalent doped CeO₂ less suitable as passivation layers for MOS devices (Harish et al., 2018). Density functional theory (DFT) studies have revealed that divalent cations would generate oxygen vacancies and alter atomic structure, leading to bandgap reduction (Kehoe et al., 2011). Similarly, tetravalent cations doping resulted in structure distortion, Ce⁴⁺ reduction, oxvgen vacancy generation, and increased conductivity. However, these results were not considered promising for passivation of MOS device (Maeng et al., 2014). Therefore, researchers have shifted their focus to trivalent CeO₂ doping as a potential passivation layer for MOS devices (Keating et al., 2013). The effects of incorporating trivalent metal cations (specifically gadolinium (Gd³⁺), yttrium (Y³⁺), lanthanum (La³⁺), samarium (Sm³⁺), neodymium (Nd³⁺), and gallium (Ga³⁺)) as dopants into the lattice structure of CeO₂ whereby the reduction of the CeO₂ phase would be impeded since the energy needed to incorporate these trivalent metal cations into the lattice was lower than the energy required to form oxygen vacancies. (Zhang et al., 2011). The incorporation of Yb³⁺ and Gd³⁺ into the CeO₂ lattice was said to produce a better passivation layer, reducing leakage current density and enabling a higher k value compared to pure CeO₂ (Pan et al., 2017). This improvement in electrical properties was attributed to a decrease in leakage current and an enhancement in dielectric breakdown voltage (Andersson et al., 2007). This was caused by the trivalent metal

cations incorporated into the cubic fluorite structure of CeO₂ (Kumar et al., 2016). The trivalent cations and oxygen vacancies would create columbic forces that would render the sites inactive for oxygen diffusion (Yamamura et al., 2008). Due to increased interfacial polarization, the addition of trivalent cations increased the k value of CeO₂. For example, La^{3+} doping of CeO₂ has demonstrated a high k and reduced electrical conductivity, with low leakage current and improved insulation behaviour (Khairnar & Mahajan, 2013). Similarly, doping with Y³⁺ and Gd³⁺ cations were found to enhance insulating behaviour of CeO₂ and reduce electrical conductivity (Zhang et al., 2011). These results suggested that trivalent doping, such as Europium (Eu³⁺) doping, could benefit CeO₂ films (Farrukh et al., 2019), of which Eu³⁺ doping has shown promise in optoelectronic devices in the aspects of reducing oxygen vacancies and leakage current in the ferroelectric bismuth titanium oxide ($Bi_4Ti_3O_{12}$) and zirconium oxide (ZrO_2) films (Khairnar & Mahajan, 2013) as well as increasing bandgap (Yamamura et al., 2007). Notwithstanding the above, there remains the challenge to synthesize high purity crystalline films via a facile and non-toxic approach (Kovacevic et al., 2016). Conventional wet chemistry techniques would require the use of precursor chemicals, pretreatment of the solution, and growth inhibitors, which can lead to surface defects and undesirable gate leakage current and interface trap density during deposition (Pandit et al., 2019). Various deposition methods were explored for CeO_2 , including electron beam evaporation (Inoue & Shida, 2014), ion beam sputtering, spray pyrolysis, reactive sputtering, metal-organic decomposition (MOD), and pulse laser deposition (Balakrishnan et al., 2011).

In this research, the use of a green synthesis method using *Pandanus amaryllifolius* extract as environmentally friendly stabilizing agent to mediate CeO_2 nanostructures extract for potential incorporation as passivation layer for Si-based

MOS devices was implemented. The addition of monoethanolamine (MEA) as a stabilizer in the synthesis process was expected to improve the crystallinity and transparency of CeO₂ nanostructures. This has not been previously documented for MOS applications. Moreover, this research presented a facile approach to investigate the synthesis of multiple layers of CeO₂ films spin-coated onto Si substrates and subjected to post-deposition annealing at different temperatures (600, 700, 800, and 900°C) under mixed gases ambient. Additionally, this study attempted to take full advantage of the beneficial effects of nitrogen-oxygen-nitrogen, forming gas-oxygenforming gas and argon-oxygen- argon by adopting novel ambiance during post-deposition annealing for Eu³⁺-doped CeO₂ films for Si-based MOS devices, which has not previously been reported. Overall, this work represented an innovative investigation into the utilization of CeO₂ and Eu³⁺-doped CeO₂ films as the seed layers to assist the overgrowth of CeO₂ nanostructures, aiming to improve passivation Si-based MOS devices.

1.3 Objectives

The principal objective of this research was to produce CeO₂ nanostructures using green synthesis method on Si substrates, and of which could be potentially used as a passivation layer for Si-based MOS devices. In order to achieve this principal objective, the following specific objectives are to be achieved:

- To investigate the synergistic effects of monoethanolamine (MEA) and post-deposition calcination on green synthesized CeO₂ nanostructures spin-coated on Si substrates.
- ii) To investigate the effects of post-deposition annealing temperature and ambient conditions on the structural, morphological, optical, and

electrical properties of CeO_2 and Eu^{3+} -doped CeO_2 films spin-coated on Si substrates.

iii) To investigate the incorporation of CeO_2 and Eu^{3+} -doped CeO_2 films as seed layers for the overgrowth of green synthesized CeO_2 nanostructures on Si substrates.

1.4 Scope of the Study

In this research, an investigation of the synergistic effects of monoethanolamine (MEA) and post-deposition calcination on green synthesized CeO₂ nanostructures spin-coated on Si substrates was conducted, as well as the incorporation of a CeO₂ seed layer for the overgrowth of CeO₂ nanostructures synthesized on Si substrates. This study also explored the effects of post-deposition annealing at different temperatures under mixed nitrogen and oxygen gas conditions onto CeO₂ films as well as the effects of varying the ambient gases onto Eu³⁺-doped CeO₂ films on Si substrates to examine the corresponding effects on structural morphological, optical and electrical properties of the films. Additionally, the green synthesized CeO₂ nanostructures were deposited on the CeO₂ and Eu³⁺-doped CeO₂ films to study and compare the characteristics amongst the CeO₂ nanostructures with and without the presence of seed layers.

1.5 Outline of Thesis

This thesis was divided into five chapters. The background, problem statement objectives, and scope of study were presented in Chapter 1. Chapter 2 presented an indepth review of the background studies and theories. Chapter 3 described methodology, raw materials and design of experiment. Chapter 4 discussed the findings and results of the research conducted using different characterization techniques. Chapter 5 summarized key outcomes from the research along with future recommendations.

CHAPTER 2

THEORETICAL BACKGROUND AND LITERATURE REVIEW

2.1 Introduction

Silicon (Si)-based metal-oxide-semiconductor (MOS) devices are one of the most important and commonly used components, which has fuelled the revolution in the semiconductor industry over the years. Consequently, MOS technology has played an unparallel role in the development of integrated circuits and has enabled the fabrication of faster, smaller, and more energy-efficient electronic devices. Furthermore, advancements in Si-based MOS technology helped the astonishing transformation of communicative systems through the development of compact, energy-efficient devices capable of handling advanced communication protocols. In addition, the Si-based MOS devices were found relevance in different fields such as sensors, memory devices, biomedical, alternating current (AC)/ direct current (DC) converters, amplifiers, and automobiles. The success of Si-based MOS devices was mainly due to the availability of thermally grown silicon dioxide (SiO₂) as a passivation layer, which possessed superior properties such as low defect density ($<10^{10} \text{ eV}^{-1} \text{ cm}^{-2}$), a high bandgap (9 eV), and a large band offset (4.5 eV) with the Si substrate (Tuttle, 2004).

However, the SiO₂ passivation layer later encountered reliability issues as the thickness of the passivation layer was trimmed down immensely. Diverse high dielectric constant (k) materials, such as hafnium oxide (HfO₂), cerium oxide (CeO₂), zirconium oxide (ZrO₂), lanthanum oxide (La₂O₃), gallium oxide (Ga₂O₃), and samarium oxide (Sm₂O₃) have been considered as the probable contenders for reinstating SiO₂ as the passivation layer for MOS devices (Agrawal et al., 2017 ;

Bahari & Gholipur, 2013 ; El-Raheem et al., 2015 ; Kaya et al., 2017 ; Kitayama et al., 2011 ; Patil et al., 2016). Among the probable candidates, CeO₂ emerges as the front runner to be employed as the high *k* passivation layer for the Si-based MOS devices due to its admirable properties, which include *k* value of 26, wide bandgap (6 eV), high dielectric strength (25 MV cm⁻¹), low lattice mismatch with Si, as well as high refractive index (2.2-2.8) (Quah et al., 2010 ; Bera and Anandan 2014 ; Chiu et al., 2008; Kim et al., 2011; Park et al., 2019).

An introduction to nanostructured films as high k material, with a focus on CeO₂ nanostructure, and subsequently background work on low k materials as well as the transition from low k to high k materials was presented. Moreover, the properties and applications of CeO₂ and doped CeO₂ films, followed by synthesis methods for CeO₂ nanostructures with a focus on green synthesis, were reviewed and discussed. An introduction to monoethanolamine (MEA) and its effect on nanostructure was also presented. Towards the end of this chapter, employment of CeO₂ and doped CeO₂ films as seed layers and their applications for overgrowth of nanostructure were presented.

2.2 Nanostructured Films as High Dielectric Constant (k) Materials for Silicon-based Metal-Oxide-Semiconductor (MOS)

MOS devices are two terminal devices having a metal gate and substrate contact, as represented in the Figure 2.1. The oxide layer, in typical being shown as SiO₂ in the figure, has been used as the nanostructured films in two-dimensional (2D) to provide passivation for semiconductor substrates, which in turn would assist in control of voltage by metal gate. Moreover, excellent insulation between the metal gate and semiconductor substrate is also provided by the oxide layer to achieve low leakage current off the MOS devices. Previous studies have highlighted the significance of the 2D nanostructured films, which included SiO_2 as the low *k* passivation layer for Sibased MOS devices as well as other high *k* passivation layers that were emerging with regards to obtaining good electrical properties. Although the potential of the 2D nanostructured films is immense, the exploration in term of employing the nanostructured films for subsequent growth of nanostructures, and potentially used as the next generation high *k* passivation layer remains scarce. Hence the feasibility of such approach was explored systematically.



Figure 2.1 Typical MOS structure possessing metal electrode, oxide layer, and semiconductor substrate (Kahraman & Yilmaz, 2020).

2.2.1 Development of Gate Oxide as Passivation Layer for Silicon

The relentless scaling of Si-based MOS devices has been critical in achieving high performance electronics at a reasonable cost (Del Alamo, 2011). This scaling was governed by the renowned Moore's law (Lundstrom & Alam, 2022), which stated that the number of transistors on a single chip would double every two to three years. The incorporation of billions of transistors as a result of continued scaling over the years on a single Si chip has resulted in faster processing speed, high storage capacity, and low power consumption (Van, 2022). However, as the downscaling of Si-based MOS

continued to be implemented in order to meet stringent market requirements, the beneficial effect of using SiO₂ as the passivation layer for the Si-based MOS devices could be shattered. In fact, the passivation layer should provide excellent electrical solation between metal gate as well as semiconductor substrate. However, the continuous downscaling would push the SiO₂ to its thickness limitation whereby the electrons could tunnel through the thin (< 1 nm) SiO₂ passivation layer (Figure 2.2) and increased the leakage current as well as reliability issues (Kumar & Rao, 2011). Moreover, the control over the channel region (Figure 2.2) by the gate material was no longer stable due to the barrier potential lowering effect induced by the scaling of the SiO₂ passivation layer, which would induce drain current to modulate the channel region (Demarteau, & Roelofs 2014). Figure 2.2 presents a schematic diagram of typical p channel metal-oxide-semiconductor field effect transistor (MOSFET) using n-type Si substrate and SiO₂ passivation layer (Mendiratta & Suman, 2020).



Figure 2.2 A schematic diagram of typical p channel MOSFET using n-type Si (Wang & Tsui, 2013).

2.2.1(a) The State-Of-The-Art Silicon Dioxide (SiO₂)

Silicon dioxide (SiO₂) has long been used as the native oxide for Si due to the excellent passivation provided by the thermally grown SiO₂. The thermally grown SiO₂ has shown high degree of growth control in passivating the Si surface. Consequently, the interface traps and fixed charges were considerably low to provide excellent device performance. The initial achievement of Si-based MOS devices was a result of the presence of thermally generated native SiO₂ as a passivation layer. In order to ensure optimal performance of produced devices, it is crucial to have a passivation layer of superior quality that has a low density of interface traps. From 1957 until recently, Sibased MOS capacitors have effectively utilised thermally generated SiO₂ as the main passivation layer, with the thickness of SiO₂ decreasing in each subsequent iteration. In addition to its passivation qualities, this layer also offers exceptional electrical isolation between the metal gate and the semiconductor substrate, hence reducing leakage current to a minimum. SiO_2 has a band gap of around 9 eV and forms a very favourable contact with the Si substrate, which is characterised by a very small number of interface traps. Due to the beneficial combination of SiO₂/Si, Si-based semiconductor technology has achieved significant achievements. Furthermore, SiO₂ is commonly used as a passivation layer to protect different electronic devices from the surrounding environment and packaging processes.

Prior research on SiO₂ passivated Si MOS capacitors demonstrated encouraging findings about a reduced leakage current of around 10^{-12} A cm⁻² (Jiang, 2004), which was lower than that of the Si substrate (~ 10^{-8} A cm⁻²) at 6 MV/cm (Yen & Lee, 2014). Nevertheless, as the continuous reduction in size of the SiO₂ passivation layer continues in line with Moore's law, there have been documented instances of degradation in the MOS properties. Prior results suggested that when exposed to a gate voltage of around 1 V, the leakage current would undergo a shift from 1 x 10^{-12} A cm⁻² at a thickness of 3.5 nm to 1 x 10^{-12} A cm⁻² at 1.5 nm (Banerjee et al., 2011; Maestre et al., 2010). This observed phenomena indicated a significant twelve-fold increase in the amount of leakage current when the thickness falls by a factor of two. The rapid growth in leakage current raised serious concerns about the amount of power consumed during standby, the dependability of MOS devices, and their lifespan. This ultimately limited the effectiveness of the SiO₂ passivation layer when its thickness was less than 1.5 nm. However, as the device dimension has decreased, SiO₂ has been confronted with a high leakage current issue (Suñé et al., 2000), originating from the relatively thin SiO₂ thickness that would favour direct tunnelling of the electrons over a potential barrier height (Register & Yang, 1999), as represented in Figure 2.3, wherein E_{FM} , V_g , E_C , E_v , and E_F stands for metal fermi level, gate voltage, conduction band, valance band, and semiconductor fermi level, respectively._ Moreover, the increment in the leakage current would induce additional heat and higher power consumption challenging the feasibility of the fabricated devices.



Figure 2.3 A schematic diagram showing the occurrence of direct tunneling of electrons through the triangular potential barrier (Thriveni & Ghosh, 2019).

The direct tunnelling through a potential barrier would cause significant leakage current, which could cause circuit instability and excessive power dissipation, leading to a high likelihood of dielectric breakdown. Subsequent studies introduced the addition of nitrogen to SiO₂ to form oxynitrides and nitride/oxide stacks, which were proposed to address these problems (Hegde et al., 1995). These materials were able to provide better passivating characteristics in terms of a higher k value (>3.9) than that of SiO₂ (k= 3.9) (Tanner et al., 2007), reduced leakage current, and improved reliability. Previous investigations showed that silicon oxynitride thermally grown at 1100°C under nitrous oxide (N₂O) ambience for 60 s and subsequent rapid thermal processing at 1100°C in nitrogen ambience have contributed to the accumulation of nitrogen at the interface. Consequently, the accumulated nitrogen was able to improve interface quality by passivating Si dangling bonds and reducing interface traps (Hwang et al., 1990). Another study reported the suppression of radiation-induced neutral and positive charge buildup in the thermally grown oxynitride passivation layer after annealing at 1000°C in nitric oxide (NO) ambience for 100 s, which was subsequently subjected to rapid thermal processing (RTP) at 1000°C under NO ambience for 80 s (Bhat et al., 1995). Moreover, a significant increment in the breakdown field strength by reducing the leakage current was also consistently reported (Ueng et al., 1995).

There was a comparison of the dielectric characteristics of several materials deposited via RF magnetron sputtering. The compound SiO₂ exhibited a *k* value of 3.9, a bandgap of 9 eV, and a band offset of 3.2 eV. According to Robertson 2004, the SiO₂ layer had a measured thickness of 1.4 nm, while the leakage current density was around 1×10^{-7} A cm⁻² at an applied voltage of 1 V (Robertson, 2004). The compound SiON exhibited a comparatively higher *k* value of ~3.9-7.8 (Wong & Iwai, 2006), [a bandgap ranging from 7.8 - 9 eV, and a band offset ranging from 1.5 - 2 eV. The SiON layer

exhibited a range of thicknesses spanning from 25 - 200 nm, while the leakage current density at 1 V was found to be approximately 1×10^{-7} A cm⁻², similar to that observed in SiO₂. The SiON layer was formed at a temperature of 400°C under a nitrogen environment, as reported by Ma et al. (2018), King and Mays (2014).

2.2.2 High *k* Material as Alternative Passivation Layers for Silicon

Regardless of numerous efforts to improve potential of SiO₂ as the passivation layer for Si-based MOS devices, the relatively low k of SiO₂ nor SiON remained irrelevant to assist the achievement of breakthrough for Si-based MOS devices in the era of device miniaturization. Therefore, it is critical to replace SiO₂ as the passivation layer for MOS devices with a material having a k value greater than that of SiO₂. Since the k value of SiO₂ is 3.9, any material having a k value greater than 3.9 could be considered as a high k material. The employment of high k material as a passivation layer would circumvent the above-mentioned issues of leakage current and reliability while maintaining the continuous scaling of MOS devices. This scenario would be best understood based on the following equation:

$$C_{\rm ox} = \frac{k\varepsilon_0 A_G}{d} \tag{2.1}$$

where C_{ox} , k, A_G , ε_0 , d is the oxide capacitance, dielectric constant, area of metal contact, permittivity of free space (8.854 x 10⁻¹² F/m) and the total oxide thickness. According to Equation 2.1, as SiO₂ was replaced by materials having a k value higher than SiO₂, the capacitance could be kept the same with a physically thicker high kpassivation layer. This would minimise the leakage current issue occurring through the direct tunnelling mechanism as represented in the Figure 2.4.



Figure 2.4 A schematic diagram of leakage current reduction with the replacement of SiO_2 passivation layer by high *k* materials (Sakshi & Singh, 2016).

One way to overcome the limitation of low $k \operatorname{SiO}_2$ was to use thicker high k oxide materials as the alternative passivation layers. High k oxide materials could offer higher capacitance than SiO₂ passivation layer at the same physical thickness. There are different approaches to identify potential high k oxides. Robertson suggested several criteria for selecting new oxide candidates (Robertson, 2004; Robertson & Wallace, 2015) as follow.:

- i) High k value (>3.9).
- ii) Wide enough bandgap (>3 eV) and band offset (>1 eV) to minimise leakage current.
- iii) Thermodynamically stable with Si substrate.
- iv) Good interface quality with the Si substrate.
- v) Minimum lattice mismatch with the Si substrate.

The high k oxide should have a k value greater than SiO₂ (k= 3.9). The high k candidate should also be thermally stable at high processing temperature up to 1000°C. This was a key issue to control the electrical properties of the MOS devices (Wilk et al., 2001). Schlom et al. (2008) also stated that the oxide should be thermodynamically stable with the underlying substrate material to avoid the formation of thick SiO₂

interfacial layer that would create electrical interface with Si. Moreover, the oxide should have good insulator properties to minimize carrier injection and probability of current direct tunneling into its layer. Many studies have been conducted on using high k oxide materials to replace SiO_2 for MOS based devices. Diverse high k materials, such as zirconium oxide (ZrO₂) (Singh et al., 2021; Kondaiah et al., 2020), hafnium oxide (HfO₂) (Seo et al., 2020; Kahraman & Yilmaz, 2020), yttrium oxide (Y₂O₃) (Kim et al., 2021; Lee et al., 2019), aluminium oxide (Al₂O₃) (Uenuma et al., 2018; Lee et al., 2019; Ren al., 2018), cerium oxide (CeO₂) (Abdul Shekkeer et al., 2022; Tan et al., 2022; Shin et al., 2019; Wang et al., 2022; Zhang et al., 2014), tantalum oxide (Ta₂O₅) (Thapliyal & Mohan, 2021; Kumar et al., 2019; Sahoo et al., 2023), lanthanum aluminium oxide (LaAlO₃) (Choi et al., 2022; Huang et al., 2022), and hafnium silicate (HfSiO₄) (Lok et al., 2017; Kahraman & Yilmaz, 2020; Kahraman et al., 2021; Bhanu et al., 2021; Carey et al., 2017) have been investigated as the probable contenders for reinstating SiO₂ as the passivation layer for MOS devices. A comparison of performance displayed by using the various high k materials was summarized in Table 2.1.

Material	Deposition Technique	Post-Deposition Annealing (PDA)	k Value	Bandgap (eV)	Band Offset (eV)	Thickness (nm)	Leakage Current Density (A/cm²)	References
ZrO ₂	RF sputtering	PDA (500°C); 1 h	39.2	5.8	1.4	40-80	1.28 x 10 ⁻⁶ at 1 V	Kahraman et al., 2020
	RF sputtering	PDA (500-1000°C); 20 min; N ₂	18.22	5.8-7.8	1.4	5	1 x 10 ⁻⁶ at 10.7 MV/cm	Wong & Cheong, 2013
HfO ₂	RF sputtering	PDA (420°C) ; 20 min; 96% N ₂ -4% H ₂	22.47	5.68	-	9.45	9.12 x 10 ⁻⁶ at 1 V	Tirmali et al., 2011
	RF sputtering	PDA (350-750°C); 20 min; N ₂	8.06- 9.44	5.8	-	35.38	3.39 x 10 ⁻⁹ at 1.5 V	Khairna and Mahajan, 2013
Y ₂ O ₃	RF sputtering	PDA (500-700°C); 20 min; N ₂	14-16	6	2.3	9	2.6 x 10 ⁻⁶ to 4.9 x 10 ⁻⁶ at 1V	Daso and Biswas 2011
	RF sputtering	PDA (200-1000°C); 30 min; Ar	6-11.5	5.5	1.97		1 x 10 ⁻⁸ at 10.7 MV/cm	Quah and Cheong 2012
Al ₂ O ₃	Metallorganic Chemical Vapor Deposition (MOCVD)	PDA (750°C); 15 min	8-10	6-8.8	2.8	20-30	2 x 10 ⁻⁷ at -5 V	Zhang et al., 2016
	Atomic Layer Deposition (ALD)	PDA (150°C)	8.3	7.3	2.1	0.5-0.8	1 x 10 ⁻⁷ to 1 x 10 ⁻⁸ at 7.3 MV/cm	Wolborski et al., 2005

Table 2.1	High k Materials used as	Passivation Layers for Si-b	ased MOS Devices reported in the	E Literature and Their Performance.

Material	Deposition Technique	Post-Deposition Annealing (PDA)	<i>k</i> Value	Bandgap (eV)	Band Offset (eV)	Thickness (nm)	Leakage Current Density (A/cm²)	References
CeO ₂	Spin-Coated	PDA (300- 400°C); 20 min; 95% N ₂ -5% H ₂	26-39	6	2.2-2.4	60-80	1 x 10 ⁻⁵ at 1 V	Agrawal et al., 2017
	RF sputtering	PDA (400-1000°C); 30 min; Ar	3.74- 4.66	-		30-40	1 x 10 ⁻⁹ at 1.5 V	Chuah et al., 2011
Ta ₂ O ₅	Spin-Coated	PDA (600-1000°C); 2 min; N ₂	7.86- 13.2	4.3	0.35	-	1 x 10 ⁻⁹ to 7 x 10 ⁻⁹ at 3 MV/cm	Salam et al., 2003
	RF sputtering	PDA (800°C); 30 min; N2	16-29	4.5	-	30	1 x 10 ⁻² to 1 x 10 ⁻⁸ at -10 V	Cheng et al., 2012
HfSiO ₄	RF sputtering	PDA (800°C); 30 min; N ₂	11	6.5	1.8	1.8-5	1.2 x 10 ⁻⁶ at 1 V	Wilk and Wallace, 1999
	RF sputtering	PDA (600°C); 10 min; O ₂	11	5.5	-	5	2 x 10 ⁻⁶ at 1 V	Wilk et al., 2000
LaAlO ₃	RF sputtering	PDA (400-700°C); 30 min; N ₂	17.5	5.6	-	1.73	7.6 x 10 ⁻⁵ at -1 V	Chang et al., 2009
	RF sputtering	PDA (700-1000°C); 30 min; N ₂	13-27	5	-	8.5-13.3	8.3 x 10 ⁻⁵ at -1 V	Chang and Lee, 2008

Table 2.1 (Continued)

Initial experiments on RF-sputtered ZrO₂ on Si showed promising results in terms of a k value of 39.2 as well as a low leakage current density of $1.28 \times 10^{-6} \text{ A cm}^{-2}$ at 1 V after being subjected to post-deposition annealing at 500°C in air for 1 hour. Nonetheless, as the annealing ambient was switched to N₂, a substantial reduction in leakage current was observed, with a low leakage current of 1 x 10^{-6} at 10.7 MV/cm (Kahraman et al., 2020; Wong & Cheong, 2013). Another study reported HfO₂ as a passivation layer in which post-deposition annealing in forming gas ambient has led to a high k value of 22.47 and a low leakage current density of 9.12 x 10^{-6} at 1V. A subsequent study reported a sudden reduction in leakage current to $3.39 \times 10^{-9} \text{ A cm}^{-2}$ at 1 V when the annealing ambient was switched to N₂ (Tirmali et al., 2011; Khairna and Mahajan, 2013). These results suggested the crucial role of annealing ambient in enhancing the passivating properties, wherein N₂ plays a dominant role. Nonetheless, the key properties of Al₂O₃ later attracted the attention of researchers, whereby promising results were achieved; however, the attainment of a low k value around 8 to 10 as compared to other high k materials was deemed challenging (Zhang et al., 2016 ; Wolborski et al., 2005).

Amongst the investigated high k materials, rare earth oxides are promising candidates for passivating layers based on the thermodynamic data and stability on Si (Hubbard & Schlom,1996). They also have good thermal stability, high k (20-30), and high conduction band offset with Si. In addition, rare earth oxide with close lattice match with Si when compared with ZrO₂ and HfO₂ shows thermodynamically stable phases (Leskela & Ritala, 2006). Among the rare earth oxides, CeO₂ has attracted a lot of attention for MOS-based devices and other suitable applications, such as photocatalysis, fuel cells (Chen et al., 2013), corrosion inhibitors (Carvalho et al., 2014), gas sensors (Michel & Martinez-Preciado, 2014), and high-temperature superconductors (Sato et al., 1997) because of its remarkable properties of high k values (~23-52), large bandgap (3.4-3.8 eV), high refractive index (~2.2-2.8), large conduction band offset with respect to Si (~ 1.48 eV), as well as high thermal and chemical stability when in contact with Si substrate.

2.3 Materials Properties of CeO₂

CeO₂, often known as ceria, is a versatile chemical compound that has wide range of applications. One of the fundamental characteristics that distinguishes. CeO₂ is its ability to undergo oxidation and reduction processes owing to the alternate between the cerium (III), Ce³⁺ and cerium (IV), Ce⁴⁺ states, which, allow CeO₂ to function as both an oxidising and reducing agent (Varvoutis et al., 2023) Figure 2.5. This is made possible by the ground-state electron that exists in the 4f (Xe 4f15d16s2) orbital, which allows CeO₂ to display oxidation characteristics (Wu et al., 2010). Additionally, the full unit cell (Ce_4O_8) measures 5.1 Å on an edge and is made up of eight oxygen atoms bound to the cerium atom in a face-centered cubic (f.c.c) fluorite lattice (Liu et al., 2011). In addition, crystallite nature of CeO₂ could serves as the basis for nanostructures, and polycrystallinity is more prevalent in CeO₂ nanoparticles (Xu et al., 2015). Typically, the synthesis process of CeO₂ would determine the crystallite unit, and the X-ray diffraction technique could be used to study the crystallites. Furthermore, self-assembly of CeO_2 into sheets, rods or hollow variations, which are larger structures, could be used to perform hierarchical assembly of the unit's cells into crystallites and crystallites to particles (Sayle et al., 2013).



Figure 2.5 Schematic diagram showing cubic fluorite crystal structure of CeO₂ (Younis & Li, 2016).

2.3.1 Optical Properties

CeO₂ has intriguing optical characteristics, particularly in the ultraviolet (UV) portion of the electromagnetic spectrum. It is a powerful UV absorber, making it valuable in the creation of UV-blocking glass and optical filters as well as display technology (Bao et al., 2023). It could also be utilised as a dopant in semiconductor and optoelectronic manufacturing. As CeO₂ has a high refractive index, it can bend light at a larger angle than other materials, making it valuable in lens manufacturing (Oliveira et al., 2021). These optical properties of CeO₂, which depend on size, shape, surface, features, interaction with the outside environment, etc., are among the most fascinating and useful qualities of these materials (Singh et al., 2020). There are many applications based on optical properties of CeO₂ such as (Xie et al., 2015), sensors, imaging, display (Munirathnam et al., 2023), photocatalysis and photoelectrochemistry (Sharma & Pandey, 2021). Additionally, variations in bandgap, electrical conductivity, and saturation magnetization generate variations in the optical, magnetic, and electrical properties of nanomaterials. They are therefore useful for optoelectronic and opto-magnetic devices due to these variations. Optical properties

of CeO₂ could be examined using absorbance and fluorescence spectroscopy (Ali et al., 2018).

Numerous researchers have used ultraviolet-visible (UV-Vis) transmittance measurements to study optical properties of CeO₂ (Ilyas et al., 2022; Kumaran et al., 2022 ; Srinivasan et al., 2023). The interference effects and oscillations produced by the deposition of material on the substrate to form thin films would determine the UV-Vis spectra. As a result, the oscillations' amplitude would give the refractive index. CeO_2 films exhibit outstanding optical qualities, making them suitable for use in electro-optical and optoelectronic systems (Zinzuvadiya & Joshi, 2019). These films were transparent in the visible and infrared (IR) (near- and mid-) regions and have high direct current (dc) permittivity and refractive index. The refractive index readings in each study varied and fell between the ranges of 1.6 to 2.4. Also, the indirect bandgap was between 2.9 and 3.3 eV, while the direct bandgap was between 3.2 and 3.6 eV (Ullah et al., 2021). The hydroxide-mediated method produced cerium oxide nanoparticles with a 6.4 nm particle size. Additionally, research on optical properties was conducted using UV-visible absorption and fluorescence spectroscopy. Results showed that the produced CeO₂ nanostructures has a bandgap of 3.1 eV and an absorbance peak at 349 nm. The violet emission peak in the photoluminescence spectrum (PL) was owing to interface traps at grain boundaries, and the minor emission peak in the PL spectrum at 508 nm might be caused by surface defects or oxygen defects (Sharma & Pandey, 2021).

2.3.2 Electrochemical Properties

CeO₂ has remarkable electrochemical characteristics that make it advantageous in a range of applications, including energy storage and conversion, electrocatalysis,

lithium-ion batteries, electrochemical sensors, and supercapacitors, metal-oxidesemiconductor (MOS) applications (Karl Chinnu et al., 2015). One of the important electrochemical features of CeO₂ its capacity to store and release oxygen ions, which makes it useful in solid oxide fuel cells, oxygen sensors, and gas separation membranes (Li et al., 2018). CeO₂ is regarded as one of the most promising alternatives for electrode material among all these transitional metal oxides due to its special qualities, including greater thermal stability, and better oxygen storage capacity (Guo et al., 20). Galvanostatic methods were used to test the electrochemical properties of spherical crystalline CeO₂ nanostructures produced by the hydrothermal method. The results showed that the CeO₂ electrode's initial discharge capacity was 460 mA h g⁻¹, which was greater than the value of the pre-existing carbonaceous electrode. Only 7% decrease in discharge capacity was seen after 50 cycles, indicating higher cyclability (Liu et al., 2015).

The hydrothermal process was used to create hexagonal CeO₂ nanostructures, which were then investigated for their electrochemical characteristics using cyclic voltammetry, alternating current (ac) impedance spectroscopy, and charge-discharge in various neutral electrolytes (NaCl, KCl, Na₂SO₄, and K₂SO₄). The findings showed that the NaCl electrolyte had the highest capacitance, which was approximately 523 F g^{-1} at 2 mV s⁻¹. Only an 18% drop in capacitance was seen after 2000 cycles when testing for cyclability. It could be concluded that NaCl was the optimum neutral electrolyte for CeO₂ based supercapacitor electrodes, (Maheswari & Muralidharan, 2015). Moreover, CeO₂ was also being researched as a catalyst for electrochemical processes such as the oxygen reduction reaction in fuel cells and the water splitting reaction in electrolysis cells. Because of its capacity to store and release oxygen ions, as well as its redox activity, it is a potential material for these applications.