DESIGN OF LOW-NOISE AMPLIFIER UTILISING ACTIVE SHUNT FEEDBACK FOR MEDRADIO BAND APPLICATIONS

MUTANIZAM ABDUL MUBIN

UNIVERSITI SAINS MALAYSIA

2019

DESIGN OF LOW-NOISE AMPLIFIER UTILISING ACTIVE SHUNT FEEDBACK FOR MEDRADIO BAND APPLICATIONS

by

MUTANIZAM ABDUL MUBIN

Thesis submitted in fulfilment of the requirements for the degree of Master of Science

February 2019

ACKNOWLEDGEMENT

I would like to thank Associate Professor Ir. Dr. Arjuna Marzuki for all his guidance, inputs and support to my research work, and also for being an exemplary role-model that I look up to. His vast knowledge and experience in the field of IC design have certainly helped me overcoming all the obstacles I have faced throughout this research. I wish to thank Ms. Nuha Abdul Rhaffor from CEDEC for her continuous support on Cadence software and Silterra Process Design Kits. I also would like to thank Associate Professor Dr. Tun Zainal Azni Zulkifli from Universiti Teknologi Petronas for some useful inputs to my research work.

I am very thankful to Universiti Sains Malaysia for supporting this research work through RUI Grant, RUI-1001/PELECT/8014008. Also, I wish to thank the staffs of PPKEE, CEDEC and IPS for providing needed support and assistance.

My heartiest gratitude goes to both my parents, Hajah Taksiah Md. Noor and Haji Abdul Mubin Haron, for their unconditional love, support and encouragement. Last but certainly not least, a very special thank you to my wife and best friend, Dr. Hajah Azizah Mohd Rohni, for her patience, kind words and encouragement, and also for being such a fine source of inspiration.

TABLE OF CONTENTS

Page

ACKNOWLEDGEMENT		ii
TABLE OF CONTENTS		
LIST C	OF TABLES	viii
LIST C	OF FIGURES	X
LIST C	DF ABBREVIATIONS	xvii
LIST C	DF SYMBOLS	xix
ABSTR	RAK	XXX
ABSTR	RACT	xxxii
CHAP	FER ONE - INTRODUCTION	1
1.1	Background Information & Research Motivation	1
1.2	Problem Statement	3
1.3	Objective	4
1.4	Scope of Research	7
1.5	Thesis Organization	8
CHAP	FER TWO - LITERATURE REVIEW	10
2.1	Introduction	10
2.2	Current-reuse Technique	11
2.3	Active Shunt Feedback Technique	16
2.4	Subthreshold Biasing Technique	19
2.5	Previous Works on Low-Noise Amplifiers for MedRadio Applications	23
2.5	.1 Complementary common-source current-reuse MedRadio LNA	23
2.5	.2 Common-gate with gain-boosting wideband differential LNA	25

2.5.3		Complementary common-gate current-reuse with gain-boosting and	
2.5.4		active shunt feedback wideband differential LNA	27
		Complementary common-gate current-reuse with tunable active shure	nt
		feedback wideband LNA	28
	2.5.5	Cascode inductively-degenerated MedRadio differential LNA	30
	2.5.6	Common-gate with triple cross-couplings WPAN differential LNA	32
	2.5.7	Complementary common-gate current-reuse with cross-couplings an	ıd
		resistive shunt feedback wideband differential LNA	34
	2.5.8	Cascode inductively-degenerated with common-source 2-stage	
		MedRadio single-to-differential LNA	36
	2.5.9	Performance Summary of Reviewed LNAs	38
2	.6 S	ummary	39
СН	APTE	R THREE - METHODOLOGY	41
3	.1 Ir	troduction	41
3	.2 N	IedRadio LNA design flow overview	41
3	.3 Io	lentification of specifications and circuit techniques to be employed	43
3	.4 D	esign of main driver	45
	3.4.1	Determination of circuit topology	46
	3.4.2	Small-signal gain analysis	48
	3.4.3	Noise analysis	54
	3.4.4	Determination of supply current and supply voltage	56
	3.4.5	Determination of bias voltages for the transistors	57
	3.4.6	Determination of sizes of the transistors	58
	3.4.7	Determination of transconductances of the transistors	60
	3.4.8	Determination of small-signal output resistances of the transistors	61
	3.4.9	Calculation of small-signal gain	63
	3.4.10	AC simulation	64

3.4	.11	AC simulation with MOSCAPs as DC-blocking capacitors	66
3.5	Des	sign of feedback network and integration with main driver	71
3.5	5.1	Determination of feedback circuit topology	73
3.5	5.2	Integration of main driver with feedback circuit	74
3.5	5.3	Small-signal analysis of complete LNA	75
3.5	5.4	Noise analysis of complete LNA	83
3.5	5.5	Determination of supply current and supply voltage for feedback circuit	86
3.5	5.6	Determination of gate-source voltages, biasing voltages and drain- source voltages for transistors in feedback circuit	86
3.5	5.7	Estimation of transconductance for feedback circuit's driver transist required to present 50- Ω input impedance	or 87
3.5	5.8	Determination of transistor sizes in feedback circuit	88
3.5	5.9	1-port S-parameter simulation of complete LNA	90
3.5	5.10	AC simulation of complete LNA	92
3.6	Des	sign of output buffer and integration with main driver and feedback	
	sect	tion	94
3.6	5.1	Determination of output buffer topology	95
3.6	5.2	Small-signal analysis of output buffer	97
3.6	5.3	Determination of supply voltage and supply current for output buffer	100
3.6	5.4	Determination of gate-source voltages, biasing voltages, drain-source voltages and transistor sizes in output buffer	е 101
3.6	5.5	Determination of transconductance and body transconductance of	102
			102
3.6	0.6	Estimation of output butter gain	103
3.6) .7	AC simulation	104
3.6	5.8	Integration of LNA with output buffer	106

	3.6	.9	Re-tuning input impedance of LNA with integrated output buffer	107
	3.7	Pre	e-layout (schematic-level) simulations	111
	3.8	Ph	ysical layout design	112
	3.9	Lay	yout verification with DRC and LVS	113
	3.10	PE	X and post-layout simulations	114
	3.11	Su	mmary	114
(CHAP	ΓER	FOUR - RESULTS AND DISCUSSIONS	116
	4.1	Int	roduction	116
	4.2	Pre	e-layout Simulations	116
	4.2	.1	DC Simulation	116
	4.2	.2	S-parameters and Noise Figure Simulations	117
	4.2	.3	Input-referred P_{1dB} and IIP_3 Simulations	119
	4.2	.4	Summary of Results and Discussions	122
	4.3	Pos	st-layout Simulations	124
	4.3	.1	DC Simulation	124
	4.3	.2	S-parameters and Noise Figure Simulations	126
	4.3	.3	Input-referred P_{1dB} and IIP_3 Simulations	128
	4.3	.4	Summary of Results and Discussions	130
	4.3	.5	Comparisons with Current State-of-the-Art MedRadio LNAs	136
	4.4	Su	mmary	139
(CHAP	ΓER	FIVE - CONCLUSION AND FUTURE WORK	141
	5.1	Co	nclusion	141
	5.2	Fut	ure Work	142
F	REFER	REN	CES	144

APPENDIX

LIST OF TABLES

		Page
Table 1.1	Targeted general specifications of the LNA in this work.	5
Table 2.1	Performance summary of current state-of-the-art low-noise amplifiers for MedRadio applications	39
Table 3.1	Parasitic capacitances associated with transistors M_1 and M_2 .	50
Table 3.2	DC parameters, gate dimensions and transconductances for M_1 and M_2 in the complementary common-source current-reuse structure of the main driver.	61
Table 3.3	Parasitic capacitances associated with all transistors in the complete LNA.	79
Table 3.4	DC parameters, gate dimensions and transconductances for M_3 and M_4 transistors in the source-follower active shunt feedback network.	89
Table 3.5	Parasitic capacitances associated with transistors M_5 and M_6 .	99
Table 3.6	DC parameters, gate dimensions and transconductances for M_5 and M_6 transistors in the source-follower output buffer.	103
Table 4.1	Pre-layout simulated supply currents, supply voltages and DC power consumptions for the main driver, the active shunt feedback network and the output buffer of the proposed MedRadio LNA.	117
Table 4.2	Pre-layout simulation results of the proposed LNA and comparisons with targeted specifications.	122

- Table 4.3Comparisons between post-layout and pre-layout simulated125supplycurrents, supplyvoltagesandDCpowerconsumptions for the main driver, the active shunt feedbacknetwork and the output buffer of the proposed MedRadioLNA.
- Table 4.4Post-layout simulation results of the proposed LNA and
comparisons with pre-layout simulation data and targeted
specifications.130
- Table 4.5Values of added series resistors and shunt capacitor in133Figure 4.11.
- Table 4.6Performance comparison of current state-of-the-art LNA for137MedRadio applications with the proposed MedRadio LNAin this work.

LIST OF FIGURES

		Page
Figure 1.1	An illustration of a wireless neuro-muscular sensing and stimulation system (Liu et al. 2013).	1
Figure 2.1	Illustration of current-reuse technique. DC-blocking capacitors and biasing for all transistors have been omitted.	11
Figure 2.2	Complementary common-source current-reuse configuration.	13
Figure 2.3	Complementary common-gate current-reuse configuration.	13
Figure 2.4	Common-gate current-reuse with capacitive cross- coupling configuration.	15
Figure 2.5	Illustration of active shunt feedback technique for a LNA utilising a common-drain amplifier (source-follower) network.	17
Figure 2.6	Illustration of active shunt feedback technique for a LNA utilising a common-drain amplifier (source-follower) network with additional resistor, R_F between source terminal of driving transistor and LNA's input.	18
Figure 2.7	Plot of log I_D against V_{GS} showing the exponential region of subthreshold biasing and the square-law $I_D - V_{GS}$ relationship in strong inversion (Razavi 2001).	19
Figure 2.8	Plots of I_D versus V_{DS} with varying V_{GS} for subthreshold biasing (Gray et al. 2010).	21
Figure 2.9	Complementary common-source current-reuse MedRadio LNA circuit schematic proposed by (Cha et al. 2011).	24

Figure 2.10	Common-gate with gain-boosting wideband differential LNA circuit schematic proposed by (Belmas et al. 2012).	26
Figure 2.11	Complementary common-gate current-reuse wideband differential LNA circuit schematic proposed by (Salimath et al. 2014).	
Figure 2.12	Complementary common-gate current-reuse wideband LNA circuit schematic proposed by (Parvizi et al. 2016). Output buffer is included for testing purpose.	29
Figure 2.13	Inductively-degenerated cascode MedRadio differential LNA circuit schematic proposed by (Srivastava et al. 2016).	31
Figure 2.14	WPAN differential LNA circuit schematic proposed by (Liu & Zhang 2017). Regions in dotted line are output buffers.	33
Figure 2.15	Wideband differential LNA circuit schematic proposed by (Pan et al. 2017).	35
Figure 2.16	2-stage MedRadio single-to-differential LNA circuit schematic proposed by (KuppiReddy et al. 2018).	37
Figure 3.1	MedRadio LNA overall design flow.	42
Figure 3.2	MedRadio LNA main driver design flow.	46
Figure 3.3	Schematic circuit diagram for the main driver.	47
Figure 3.4	Complete small-signal equivalent circuit for the main driver.	48
Figure 3.5	Simplified small-signal equivalent circuit for the main driver.	49
Figure 3.6	High-frequency small-signal equivalent circuit for the main driver with source resistance and parasitic capacitances associated with M_1 and M_2 included.	50

Figure 3.7	Simplified high-frequency small-signal equivalent circuit for the main driver.	51	
Figure 3.8	Applying Miller's Theorem to the high-frequency small-52signal equivalent circuit of the main driver.		
Figure 3.9	Further simplification to the high-frequency small-signal equivalent circuit of the main driver following the application of Miller's Theorem.	52	
Figure 3.10	High-frequency small-signal equivalent circuit of the main driver with noise generators included.	54	
Figure 3.11	Graph of I_D vs V_{DS} for M_1 with $V_{GS} = 0.5$ V.	62	
Figure 3.12	Graph of I_D vs V_{DS} for M_2 with $V_{GS} = -0.6$ V.	63	
Figure 3.13	Cadence schematic for the main driver circuit.	64	
Figure 3.14	Gain plot from AC simulation of the main driver schematic circuit in Cadence.	66	
Figure 3.15	Cadence schematic for a bandstop filter resonant circuit consisting of a shunt PMOS MOSCAP in series with an ideal inductor.	68	
Figure 3.16	Simulated S_{21} plot for bandstop filter circuit in Figure 3.15.	68	
Figure 3.17	Cadence schematic for the main driver circuit with MOSCAPs for C_1 , C_2 and C_3 .	69	
Figure 3.18	Gain plot from AC simulation of the main driver schematic circuit with MOSCAPs for C_1 , C_2 and C_3 .	70	
Figure 3.19	Ideal feedback configuration (Gray et al. 2010).	71	
Figure 3.20	Design flow of MedRadio LNA feedback network and its integration with main driver.	72	

Figure 3.21	Active shunt feedback technique for a LNA utilising a source-follower network with a PMOS driving transistor.	73
Figure 3.22	Shunt-shunt feedback configuration block diagram.	74
Figure 3.23	Schematic circuit diagram for the integration of the active shunt feedback network with the main driver to form the complete LNA.	74
Figure 3.24	Low-frequency small-signal equivalent circuit of the complete LNA. The active shunt feedback loop is marked by grey-dotted rectangle.	76
Figure 3.25	High-frequency small-signal equivalent circuit of the complete LNA.	78
Figure 3.26	Simplified high-frequency small-signal equivalent circuit of the complete LNA.	79
Figure 3.27	Application of Miller's Theorem to the high-frequency small-signal equivalent circuit of the complete LNA.	81
Figure 3.28	High-frequency small-signal equivalent circuit of the LNA, with noise generators included.	84
Figure 3.29	Voltage allocations and assignments for the source- follower active shunt feedback network.	87
Figure 3.30	Cadence schematic of the LNA circuit for 1-port <i>S</i> -parameter simulation at the input.	91
Figure 3.31	S_{11} simulation plot for the LNA circuit in Figure 3.30.	92
Figure 3.32	Gain plot from AC simulation of the complete LNA.	93
Figure 3.33	Design flow of output buffer and integration with MedRadio LNA.	95
Figure 3.34	Schematic circuit diagram for the output buffer used in this work.	96

Figure 3.35	Small-signal equivalent circuit for the output buffer.	97
Figure 3.36	High-frequency small-signal equivalent circuit of the output buffer.	98
Figure 3.37	Cadence schematic for the output buffer circuit.	104
Figure 3.38	Gain plot from AC simulation of the output buffer.	105
Figure 3.39	Schematic circuit diagram of the MedRadio LNA with integrated output buffer.	106
Figure 3.40	Cadence circuit schematic for the MedRadio LNA with integrated output buffer.	107
Figure 3.41	Comparison between S_{11} simulation plots for the LNA before and after integration with the output buffer.	108
Figure 3.42	Smith Chart plot for simulated S_{11} data of the LNA at MedRadio frequencies before and after integration with the output buffer.	110
Figure 3.43	Physical layout of the proposed MedRadio LNA with integrated output buffer.	113
Figure 4.1	Pre-layout simulated S_{21} plot for the proposed MedRadio band LNA.	118
Figure 4.2	Pre-layout simulated S_{11} plot for the proposed MedRadio band LNA.	118
Figure 4.3	Pre-layout simulated noise figure plot for the proposed MedRadio band LNA.	119
Figure 4.4	Pre-layout simulated output power versus input power plot to obtain the pre-layout simulated input-referred P_{1dB} for the proposed MedRadio band LNA.	120

- Figure 4.5 Pre-layout simulated output power versus input power 121 plots of the fundamental tone at 403 MHz and the thirdorder intermodulation product at 402 MHz of the proposed LNA to obtain the pre-layout simulated *IIP*₃.
- Figure 4.6 Comparison between post-layout and pre-layout 126 simulated S₂₁ plots for the proposed MedRadio band LNA.
- Figure 4.7 Comparison between post-layout and pre-layout 127 simulated S_{11} plots for the proposed MedRadio band LNA.
- Figure 4.8 Comparison between post-layout and pre-layout 127 simulated noise figure plots for the proposed MedRadio band LNA.
- Figure 4.9 Post-layout simulated output power versus input power 128 plot to obtain the post-layout simulated input-referred P_{1dB} for the proposed MedRadio band LNA.
- Figure 4.10 Post-layout simulated output power versus input power 129 plots of the fundamental tone at 403 MHz and the thirdorder intermodulation product at 402 MHz of this proposed LNA to obtain the post-layout simulated *IIP*₃.
- Figure 4.11 Cadence circuit schematic for the MedRadio LNA and 132 integrated output buffer with added series resistors and shunt capacitor to represent overall parasitic components in the IC layout.
- Figure 4.12 Comparison between pre-layout with added parasitic 134 components and original post-layout simulated *S*₂₁ plots for the proposed LNA.
- Figure 4.13 Comparison between pre-layout with added parasitic 134 components and original post-layout simulated S_{11} plots for the proposed LNA.

XV

Figure 4.14 Comparison between pre-layout with added parasitic 135 components and original post-layout simulated noise figure plots for the proposed LNA.

LIST OF ABBREVIATIONS

AC	Alternating current
CEDEC	Collaborative Microelectronic Design Excellence Centre
CMOS	Complementary Metal-Oxide-Semiconductor
DAC	Digital-to-analogue converter
DC	Direct current
DRC	Design Rule Check
DUT	Device Under Test
FBB	Forward body biasing
FCC	Federal Communications Commission
FOM	Figure of Merit
GND	Ground
IC	Integrated circuit
IIP ₃	Input third-order intercept point
IP _{1dB}	Input-referred 1-dB compression point
ISM	Industrial, Scientific and Medical
LNA	Low-noise amplifier
LVS	Layout-Vs-Schematic

MedRadio	Medical Device Radiocommunications Service
MICS	Medical Implant Communication Service
MIM	Metal-Insulator-Metal
MOS	Metal-Oxide-Semiconductor
MOSCAP	MOS transistor utilised as capacitor
NF	Noise figure
nhp	High-power NMOS transistor
NMOS	N-type Metal-Oxide-Semiconductor
P_{1dB}	1-dB compression point
PDK	Process Design Kit
PEX	Parasitic extraction
php	High-power PMOS transistor
PMOS	P-type Metal-Oxide-Semiconductor
PVT	Process, voltage and temperature
RF	Radio-frequency
RL	Return loss
<i>RL_{in}</i>	Input return loss
SRD	Short Range Device
WPAN	Wireless Personal Area Network

LIST OF SYMBOLS

a_b	Gain of basic amplifier
A_{CL}	Closed-loop gain
a_f	Gain of feedback network
A_{v}	Voltage gain
С	Capacitance
<i>C</i> ₁	Capacitor 1
<i>C</i> ₂	Capacitor 2
<i>C</i> ₃	Capacitor 3
<i>C</i> ₄	Capacitor 4
<i>C</i> ₅	Capacitor 5
<i>C</i> ₆	Capacitor 6
C_{db_M1}	Drain to bulk parasitic capacitance of M_1
C_{db_M2}	Drain to bulk parasitic capacitance of M_2
C_{db_M3}	Drain to bulk parasitic capacitance of M_3
C_{db_M4}	Drain to bulk parasitic capacitance of M_4
C_{db_M6}	Drain to bulk parasitic capacitance of M_6

C_{dg_M6}	Drain to gate parasitic capacitance of M_6
C_f	Feedback capacitance
C_{gd_M1}	Gate to drain parasitic capacitance of M_1
C _{gd_M2}	Gate to drain parasitic capacitance of M_2
C _{gd_M3}	Gate to drain parasitic capacitance of M_3
C _{gd_M4}	Gate to drain parasitic capacitance of M_4
C _{gd_M5}	Gate to drain parasitic capacitance of M_5
C _{gs_M1}	Gate to source parasitic capacitance of M_1
C _{gs_M2}	Gate to source parasitic capacitance of M_2
C _{gs_M3}	Gate to source parasitic capacitance of M_3
C _{gs_M5}	Gate to source parasitic capacitance of M_5
C _{js}	Depletion-region capacitance per unit area
C _{ox}	Gate-oxide capacitance per unit area
C_{P1}	Capacitor P1
Cs	Source capacitor
C _{sb_M5}	Source to bulk parasitic capacitance of M_5
dB	Decibel
dBm	Decibel-milliwatt

F	Noise factor
f_R	Resonant frequency
f_T	Transition frequency
GHz	Gigahertz
${\mathcal G}_m$	Transconductance
g_{mb_M5}	Body transconductance of M_5
g_{m_M1}	Transconductance of M_1
<i>g</i> _{<i>m_M2</i>}	Transconductance of M_2
<i>g</i> _{m_M3}	Transconductance of M_3
<i>g</i> _{<i>m_M4</i>}	Transconductance of M_4
<i>g</i> _{m_M5}	Transconductance of M_5
g _{m_NMOS1}	Transconductance of NMOS Transistor 1
<i>g</i> m_PMOS1	Transconductance of PMOS Transistor 1
Hz	Hertz
I _{CSCR}	Supply current of main driver
I_D	Drain current
I_{D0}	Drain current when V_{GS} equals V_{TH}
I _{DC}	DC current

i _{in}	Small-signal input current
i _{out}	Small-signal output current
$\overline{\iota_{n,M1}^2}$	Mean-squared noise current per unit bandwidth for M_1
$\overline{\iota_{n,M2}^2}$	Mean-squared noise current per unit bandwidth for M_2
$\overline{\iota_{n,M3}^2}$	Mean-squared noise current per unit bandwidth for M_3
$\overline{\iota_{n,M4}^2}$	Mean-squared noise current per unit bandwidth for M_4
I _{SASF}	Supply current of feedback network
I _{SOB}	Supply current of output buffer
k	Boltzmann constant
kΩ	Kiloohm
L	Gate length
L	Inductance
LC	Inductor-capacitor
Lg	Gate inductor
L_{M1}	Gate length of M_1
L _{M2}	Gate length of M_2
Ls	Source inductor
M_1	Transistor 1

<i>M</i> ₂	Transistor 2
<i>M</i> ₃	Transistor 3
M_4	Transistor 4
<i>M</i> ₅	Transistor 5
<i>M</i> ₆	Transistor 6
M _c	Transistor c
M _{C1}	Transistor C1
M _{C2}	Transistor C2
mA	Milliampere
MHz	Megahertz
mm ²	Millimeter-squared
M _n	Transistor n
M _{N1}	Transistor N1
M _{n1}	Transistor n1
M _{N2}	Transistor N2
M _{nb}	Transistor nb
M _p	Transistor p
M _{P1}	Transistor P1
M _{p1}	Transistor p1

M _{P2}	Transistor P2
M_{pb}	Transistor pb
M _{PF1}	Transistor PF1
M _{PF2}	Transistor PF2
mS	Millisiemen
mV	Millivolt
mW	Milliwatt
n	Ratio of sum of gate-oxide capacitance and depletion-
	region capacitance over gate-oxide capacitance
nF	Nanofarad
nH	Nanohenry
nm	Nanometer
NMOS ₁	NMOS Transistor 1
P _{DC}	DC power consumption
pF	Picofarad
PMOS ₁	PMOS Transistor 1
Q	Quality factor
R	Resistance
<i>R</i> ₁	Resistor 1

<i>R</i> ₂	Resistor 2
<i>R</i> ₃	Resistor 3
R_4	Resistor 4
R_F	Feedback resistor
R _{in}	Input resistance
r _{in}	Small-signal input resistance
R_{in_b}	Input resistance of basic amplifier
R _{L1}	Resistor L1
R _{L2}	Resistor L2
r _o	Small-signal output resistance
<i>r</i> _{o_M1}	Small-signal output resistance of M_1
r _{o_M2}	Small-signal output resistance of M_2
r _{o_M3}	Small-signal output resistance of M_3
r _{o_M4}	Small-signal output resistance of M_4
r _{o_M5}	Small-signal output resistance of M_5
r _{o_M6}	Small-signal output resistance of M_6
r _{o_NMOS1}	Small-signal output resistance of NMOS Transistor 1
r _{o_PMOS1}	Small-signal output resistance of PMOS Transistor 1

R _{out}	Output resistance
R _{out_f}	Output resistance of feedback network
R_{P1}	Resistor P1
<i>R</i> _{<i>P</i>2}	Resistor P2
<i>R</i> _{<i>P</i>3}	Resistor P3
R_{P4}	Resistor P4
R _s	Source resistance
<i>S</i> ₁₁	Input reflection coefficient
S_{21}	Forward transmission coefficient
S _i	Input signal
S _o	Output signal
S _f	Feedback signal
S _e	Error signal
Т	Temperature
V	Volt
V	Voltage
v_1	Simplified small-signal voltage at gate of M_1 and M_2
V _{bASF}	Gate voltage of M_3

V _{bcsASF}	Gate voltage of M_4
V _{bcsOB}	Gate voltage of M_6
V _{bN}	Gate voltage of M_1
V _{bOB}	Gate voltage of M_5
V _{bP}	Gate voltage of M_2
v_{bs_M5}	Small-signal bulk-source voltage of M_5
V _{CSCR}	Supply voltage of main driver
V _{DS}	Drain-source voltage
V _{DC}	DC voltage
V_{GS}	Gate-source voltage
v _{gs_M3}	Small-signal gate-source voltage of M_3
v_{gs_M5}	Small-signal gate-source voltage of M_5
v_{in}	Small-signal input voltage
$v_{in_{-1}}$	Small-signal voltage at gate of M_1
v_{in_2}	Small-signal voltage at gate of M_2
$\overline{v_{n,M1}^2}$	Mean-squared noise voltage per unit bandwidth for M_1
$\overline{v_{n,M2}^2}$	Mean-squared noise voltage per unit bandwidth for M_2
$\overline{v_{n,M3}^2}$	Mean-squared noise voltage per unit bandwidth for M_3

$\overline{v_{n,M4}^2}$	Mean-squared noise voltage per unit bandwidth for M_4
$\overline{v_{n,out}^2}$	Output mean-squared noise voltage per unit bandwidth
$\overline{v_{n,Rs}^2}$	Mean-squared noise voltage per unit bandwidth for R_s
<i>v_{out}</i>	Small-signal output voltage
V _{SASF}	Supply voltage of feedback network
V _{SB}	Source-bulk voltage
V _{SOB}	Supply voltage of output buffer
V _{supply}	Supply voltage
V_T	Thermal voltage
V _{TH}	Threshold voltage
V _{TH0}	Threshold voltage with $V_{SB} = 0$
W	Gate width
W _{M1}	Gate width of M_1
W _{M2}	Gate width of M_2
<i>z</i> ₀	Characteristic impedance
Z _{in}	Input impedance
γ	Threshold voltage parameter
γ_{M1}	Thermal noise coefficient for M_1

<i>Үм</i> 2	Thermal noise coefficient for M_2
Υ _{M3}	Thermal noise coefficient for M_3
<i>Y</i> _{M4}	Thermal noise coefficient for M_4
Γ _{in}	Input reflection coefficient
λ	Channel-length modulation coefficient
μ	Average charge carrier mobility
μΑ	Microampere
μm	Micrometer
ϕ_f	Fermi level
Ω	Ohm
ω	Angular frequency

REKABENTUK PENGUAT HINGAR-RENDAH MENGGUNAKAN SUAP-BALIK PIRAU AKTIF UNTUK APLIKASI-APLIKASI JALUR MEDRADIO

ABSTRAK

Sebuah penguat hingar-rendah (LNA) CMOS 0.18-µm berkuasa rendah untuk aplikasi-aplikasi MedRadio telah direkabentuk dan disahkan di dalam kerja penyelidikan ini. Perisian Cadence IC5 bersama Kit Rekabentuk Proses CMOS C18G dari Silterra telah digunakan untuk semua kerja rekabentuk dan simulasi. LNA ini menggunakan topologi guna-semula-arus punca-sepunya pelengkap dan pincang subambang untuk mencapai operasi kuasa rendah dengan gandaan tinggi dan angka hingar rendah serentak. Sebuah litar suap-balik pirau aktif digunakan sebagai rangkaian padanan masukan untuk memberikan kehilangan kembali masukan yang sesuai. Untuk kegunaan pengujian dan pengukuran, sebuah penimbal keluaran telah direkabentuk dan disepadukan dengan LNA ini. Pendekatan rekabentuk tanpa-induktor LNA ini bersama penggunaan MOSCAP sebagai kapasitor, membantu meminimumkan saiz dadu. Berkenaan simulasi pasca-bentangan dengan jumlah penggunaan kuasa yang disimulasikan sebanyak 0.5 mW, kesemua spesifikasi yang disasarkan telah dicapai walaupun terdapat sedikit-sebanyak penurunan daripada keputusan-keputusan simulasi pra-bentangan. Dari simulasi pra-bentangan ke simulasi pasca-bentangan, gandaan dan kehilangan kembali masukan yang disimulasikan mengurang kepada 16.3 dB dan 10.1 dB, sementara angka hingar yang disimulasikan merosot kepada 4.9 dB. Bagaimanapun, IP_{1dB} dan IIP_3 yang disimulasikan menjadi bertambah baik sedikit kepada -26.7 dBm

dan -18.6 dBm. Pada keseluruhannya, prestasi pasca-bentangan yang disimulasikan untuk LNA yang dicadangkan ini boleh dikatakan setanding dengan beberapa LNA yang terbaik untuk masa kini bagi aplikasi-aplikasi MedRadio. Bagaimanapun, kemerosotan kehilangan kembali masukan dan angka hingar yang disimulasikan pada peringkat pasca-bentangan disebabkan oleh kemuatan dan rintangan berparasit di dalam bentangan litar bersepadu berkenaan harus diberi perhatian yang serius. Ini adalah kerana keputusan-keputusan simulasi pasca-bentangan untuk kedua-dua parameter ini boleh dikatakan tidak mempunyai jidar ke spesifikasi yang disasarkan.

DESIGN OF LOW-NOISE AMPLIFIER UTILISING ACTIVE SHUNT FEEDBACK FOR MEDRADIO BAND APPLICATIONS

ABSTRACT

A low-power 0.18-µm CMOS low-noise amplifier (LNA) for MedRadio applications has been designed and verified in this research work. Cadence IC5 software with Silterra's C18G CMOS Process Design Kit were used for all design and simulation work. This LNA utilises complementary common-source current-reuse topology and subthreshold biasing to achieve low-power operation with simultaneous high gain and low noise figure. An active shunt feedback circuit is used as input matching network to provide a suitable input return loss. For test and measurement purpose, an output buffer was designed and integrated with this LNA. Inductorless design approach of this LNA, together with the use of MOSCAPs as capacitors, help to minimise the die size. On post-layout simulations with simulated total power consumption of 0.5 mW, all targeted specifications are met albeit with some degradations from the pre-layout simulation results. From pre-layout to post-layout simulations, the simulated gain and input return loss are reduced to 16.3 dB and 10.1 dB respectively whilst the simulated noise figure worsens to 4.9 dB. However, the simulated *IP*_{1*dB*} and *IIP*₃ slightly improve to -26.7 dBm and -18.6 dBm respectively. Overall, the post-layout simulated performance of this proposed LNA is fairly comparable to some current state-of-the-art LNAs for MedRadio applications. However, the worsening simulated input return loss and noise figure at post-layout level due to parasitic capacitances and resistances in the integrated circuit layout need to be given

serious attention. This is because the post-layout simulation results of these two parameters virtually have no margin to their respective targeted specifications.

CHAPTER ONE

INTRODUCTION

1.1 Background Information & Research Motivation

As global life-expectancy increases, the number of elderly around the world continues to rise and so is the need for cost-effective medical service. Lately, for the past several years, we have seen some vigorous research and development activities in the field of wireless communications for biomedical purposes, specifically for diagnostic and therapeutic medical devices either in the form of implants or as body-worn devices. These new findings have made some significant contributions in the development of some next generation medical devices such as remote-controlled cardiac pacemakers, neuro-muscular stimulators and drug delivery implants (Bradley 2006; Copani et al. 2011). Figure 1.1 is an illustration of a wireless neuro-muscular sensing and stimulation system with the sensors and stimulators being implanted underneath the patient's skin.



Figure 1.1: An illustration of a wireless neuro-muscular sensing and stimulation system (Liu et al. 2013).

The Medical Device Radiocommunications Service (MedRadio) frequency spectrum is usually the main frequency band option for wireless communications of such biomedical devices. Way back in 1999, the Federal Communications Commission (FCC) of the United States had established the Medical Implant Communication Service (MICS) frequency spectrum between 402 MHz to 405 MHz which was dedicated for medical implant devices. 10 years later, MICS was replaced by MedRadio. This new frequency spectrum extends from 401 MHz up to 406 MHz which means that it is basically the MICS but with a 1-MHz extension at both lower and upper ends of the spectrum (FCC n.d.).

Other frequency band options for wireless communication of biomedical device include the ISM band around 2.4 GHz and the European SRD band between 868 MHz to 928 MHz. The ISM band has the disadvantage of higher transceiver power consumption and greater free-space path loss due to its considerably high frequencies. The disadvantage of the SRD is the fact that it is not globally recognised. In addition, both ISM and SRD are also being utilised by other applications thus making them susceptible to interferences that may compromise the reliability of the wireless communication system of the biomedical device (Cha et al. 2011).

In general, biomedical implants and body-worn medical devices require very low power consumption to prolong battery life, thus reducing the number of times the battery needs to be replaced with a new one (Anis et al. 2010; Bradley 2006; Copani et al. 2011; Cha et al. 2011; Yang et al. 2011; Jeong et al. 2011). This will therefore provide more continuity, reliability and cost-efficiency of the biomedical device. The fact that the wireless communication part of the medical device is usually the one that consumes most power seems to emphasize the need to have low-power components in the wireless communication portion of the device. These components hence must be operated with low supply voltage and reduced current consumption.

Apart from having low power consumption, these biomedical devices need to have high sensitivity (Copani et al. 2011). This is for the devices to be able to detect very low and weak radio-frequency (RF) signals due to attenuation or loss caused by the human body. Also, because transmission of excessively large RF signals should be avoided as they can be dangerous and detrimental to the human body.

It is also desirable to minimize the size of the device for convenience as they are either to be implanted underneath the skin or to be body-worn by the patient (Jeong et al. 2011). Besides, small size of the integrated circuits and the device as a whole will help in further cost reduction.

One of the most important components in the wireless communication part of biomedical devices is the low-noise amplifier (LNA). Being the first active block of the receiver portion, the function of the LNA is to provide sufficient gain to the input signal received by the antenna whilst at the same time only adding a minimum amount of noise to the signal. The LNA should also be able to handle larger input signals without distortion. On top of that, a specific impedance, which is normally 50 Ω , must be presented at the input of the LNA for maximum power transfer (Lee 2004).

1.2 Problem Statement

Just as for MedRadio biomedical device in general, the MedRadio LNA, which forms part of the receiver portion of the biomedical device, needs to have very low power consumption thus must be operated with low supply voltage and reduced current consumption. At the same time, this low power requirement should not compromise on the high gain and low noise figure of the LNA. Work by (Pan et al. 2017) exhibits a very high gain of 21 dB and low noise figure of 3 dB in the MedRadio frequency range. However, due to its differential topology with some capacitive cross-couplings, its power consumption is 2 mW which is very high for biomedical applications. Work by (Liu & Zhang 2017) on the other hand, only consumes 0.2 mW of DC power despite also having differential topology with some capacitive cross-couplings. However, in the MedRadio band frequencies, the noise figure is quite high at 5.5 dB due to the low current. It is therefore a great challenge to obtain a suitable balance between low power consumption, high gain and low noise figure for a MedRadio band LNA.

In addition, the die size for this LNA must be minimized for convenience purpose and also for cost reduction. Minimizing the size of this LNA will ultimately contribute in reducing the total size of the receiver part thus the biomedical device as a whole. Some of the works on MedRadio LNAs such as (Srivastava et al. 2016) and (Cha et al. 2011) are utilising inductors in the integrated circuit thus resulting in a considerably large overall size of the LNA. It will therefore be an advantage to come out with inductorless LNA as far as size is concerned.

1.3 Objective

The objective of this work is therefore to design and simulate a low-power CMOS LNA for MedRadio applications. The simulated performance of this LNA is targeted to be comparable with some current state-of-the-art LNAs for MedRadio which are reviewed in Chapter Two. General specifications of this MedRadio LNA are defined in Table 1.1.

Parameter	Specification
Frequency range	401 MHz to 406 MHz
Power consumption	$\leq 0.5 \text{ mW}$
Gain	≥ 15 dB
Noise figure	$\leq 5 \text{ dB}$
Input return loss	\geq 10 dB
Input-referred 1-dB compression point	≥ -30 dBm
Input third-order intercept point	≥ -20 dBm
Die area	$\leq 0.1 \text{ mm}^2$

Table 1.1: Targeted general specifications of the LNA in this work.

The specification for power consumption is set to be less or equal to 0.5 mW as a starting point to design a LNA with reasonably very low power consumption. This specification is slightly lower than the average power consumption of all the LNAs for MedRadio applications reviewed in Chapter Two, which is 0.69 mW.

The minimum input power (or the sensitivity) at the receiver of a MedRadio device is approximately -90 dBm (Cruz et al. 2015; Cha et al. 2011; Srivastava et al. 2016). The gain of the LNA therefore, needs to be sufficiently high to amplify this very weak signal prior to the downconversion by the mixer. (Srivastava et al. 2016) suggested a very high gain specification of greater than 35 dB. (Cruz et al. 2015) on the other hand, proposed a much more lenient gain specification of just greater than 10 dB.

In this work, due to the planned inductorless topology and very low power consumption specification of 0.5 mW, it is realistically very difficult to obtain LNA gain of greater than 20 dB and at the same time exhibiting satisfactory performance for other LNA parameters. The gain specification therefore is set to be greater than or equal to 15 dB which is fairly moderate and acceptable.

The specification for noise figure can also be estimated from the sensitivity of MedRadio devices. With a sensitivity of approximately -90 dBm, (Srivastava et al. 2016) calculated an overall noise figure value of about 19 dB for the whole receiver portion and suggested a noise figure specification of less than 6 dB for the LNA since it is the first active component of the receiver chain. In this work however, a more stringent noise figure specification of less than or equal to 5 dB is chosen since the worst noise figure amongst all the LNAs for MedRadio applications reviewed in Chapter Two is just 5.8 dB.

For input return loss, the specification is set to be greater than or equal to 10 dB. This is generally a minimum acceptable level for return loss to limit the amount of reflected signal.

Since MedRadio applications only involve very low and weak RF signals, the linearity of the LNA is not much of a concern. (Srivastava et al. 2016) estimated that the maximum received power at the receiver input of MedRadio devices is approximately -30 dBm. Therefore, for this work, the specification for input-referred 1-dB compression point is set to be greater than or equal to -30 dBm. For input third-order intercept point, the specification is set to be greater than or equal to -20 dBm. This is due to the theory that states that in general, the input third-order intercept point

is greater than the input-referred 1-dB compression point by approximately 10 dB (Razavi 1998).

Lastly, the specification for die area is mainly determined by the 0.18- μ m CMOS process technology being utilised in this design work. The smallest die area amongst all the LNAs with 0.18- μ m CMOS process technology reviewed in Chapter Two is 0.2 mm². The specification therefore is set to be less than or equal to 0.1 mm².

1.4 Scope of Research

The LNA is designed in Cadence IC5 as the main design and simulation software with Silterra's 0.18-µm C18G CMOS technology Process Design Kit (PDK). Common-source current-reuse technique has been chosen as the main circuit technique to achieve low-power operation with simultaneous high gain and low noise figure. This is supported by the use of active shunt feedback technique for input matching network to provide a suitable input return loss. In addition, one of the transistors in this LNA circuit is being biased at its subthreshold voltage level thus further lowering the power consumption. The output of this LNA is to be channelled directly into a downconverter mixer, thus no output matching network is required. Fabrication and measurements are planned to be carried out but are not included in this thesis. Due to limitations in measurement facilities at CEDEC, a simpler single-ended topology is chosen for the LNA instead of a differential one.

1.5 Thesis Organization

This thesis consists of five chapters. Chapter One is the introduction where some background information and motivation behind this research are being described. This is followed by problem statement definition and the objective of this research. The scope of this research is also outlined.

Chapter Two discusses the circuit techniques utilised in this LNA design, namely current reuse, active shunt feedback and subthreshold biasing. The next section in this chapter reviews some previous state-of-the-art LNAs that are suitable for MedRadio applications. For each work, circuit description, performance, advantages and disadvantages are discussed.

In Chapter Three, the full design flow of the MedRadio LNA is outlined and all steps in the design flow are described. The first step is to identify the specifications and to decide on the circuit techniques to be employed. Next is to design the main driver section of the LNA. This is followed by the design of a feedback network and its integration with the main driver. The next stage is to design the output buffer and to integrate it with the main driver and feedback network. Pre-layout (or schematic-level) simulations are then carried out on the completed circuit. Once the simulation results are deemed satisfactory, the layout of the circuit is designed. The completed layout is then verified with DRC and LVS. Finally, parasitic extraction and post-layout simulation are performed on the layout.

The results from pre-layout and post-layout simulations in Chapter Three are presented and discussed in Chapter Four. These results are also compared with the targeted specifications and the current state-of-the-art LNAs for MedRadio applications reviewed in Chapter Two. Finally, Chapter Five concludes this thesis by summarising the whole research work including its achievements and shortcomings. Some suggestions for future work are also proposed.

CHAPTER TWO

LITERATURE REVIEW

2.1 Introduction

Over the years, a number of works on low-power LNAs including those that are suitable to work in MedRadio frequencies have been reported. Various circuit techniques have been employed and demonstrated by these LNAs to achieve low-power operation without compromising too much on gain, noise figure, linearity and size. Most of the time, it is impossible to win everything, thus some trade-offs will have to be made. But in the end, what really matters is getting the right balance amongst all the parameters of the LNA.

This chapter discusses and reviews the three main circuit techniques employed for the design of MedRadio LNA in this research work. These are:

- 1. Current-reuse technique
- 2. Active shunt feedback technique
- 3. Subthreshold biasing technique

Some relevant literatures are used as examples to illustrate these techniques. Also in this chapter, some previous works on LNAs for MedRadio applications are reviewed and discussed. These LNAs include those with wideband capabilities which are not specifically designed for MedRadio frequency band in the first place, but nonetheless may perform rather well in the said frequency range. Each of these LNAs has its own strengths and flaws which can be related back to their topologies and circuit techniques that are being utilised.

2.2 Current-reuse Technique

The main objective of this technique is to obtain a much larger transconductance of the LNA without further increasing the total current drawn. Another way of looking at it is to reduce the total current drawn whilst approximately maintaining the same amount of transconductance of the LNA. Figure 2.1 helps to illustrate this technique.



Figure 2.1: Illustration of current-reuse technique. DC-blocking capacitors and biasing for all transistors have been omitted.

Figure 2.1(*a*) is a typical common-source amplifier that is made up of driving transistor $NMOS_1$ and resistive load R_1 with current I_D passing through the resistor and transistor. The low-frequency small-signal voltage gain of this amplifier is simply given by:

$$A_{v} = -g_{m_{NMOS1}} (R_{1} \parallel r_{o_{NMOS1}})$$
(2.1)

In Figure 2.1(*b*) the resistive load is being replaced with an active load $PMOS_1$. The current I_D passing through this $PMOS_1$ is therefore being reused by $NMOS_1$. With the current passing through both $NMOS_1$ and $PMOS_1$ still being I_D , the low-frequency small-signal voltage gain now is given by:

$$A_{v} = -g_{m_{NMOS1}} (r_{o_{PMOS1}} \parallel r_{o_{NMOS1}})$$
(2.2)

When the input signal is also being driven by $PMOS_1$ in addition to $NMOS_1$ as depicted by Figure 2.1(*c*), with the same current I_D passing through both transistors, the lowfrequency small-signal voltage gain can now be expressed as:

$$A_{\nu} = -(g_{m_{PMOS1}} + g_{m_{NMOS1}}).(r_{o_{PMOS1}} \parallel r_{o_{NMOS1}})$$
(2.3)

Now, the effective transconductance of this amplifier has increased from mere g_{m_NMOS1} to $(g_{m_PMOS1} + g_{m_NMOS1})$ with the drawn current remaining unchanged. All in all, this shows how the current-reuse technique can help the circuit to be more economical in terms of total current drawn and the effective transconductance it produces. Conversely, the total current drawn can be reduced without reducing the initial effective transconductance.

This current-reuse technique has been implemented through a number of different ways by various authors (Hsu et al. 2009; Khoshroo et al. 2016; Tan et al. 2010; Reddy 2017; Pan et al. 2017; Salimath et al. 2014; Wang et al. 2006; Taris et al. 2008; Karanicolas 1996; Cruz et al. 2015; Cha et al. 2011; Choi et al. 2016; Parvizi et al. 2016; Noh et al. 2010); most commonly by stacking a PMOS transistor on top of a NMOS transistor in the same DC current path as shown previously by Figure 2.1(c). With both PMOS and NMOS transistors in the same DC current-reuse or complementary common-gate current-reuse configuration as illustrated in Figures 2.2 and 2.3.



Figure 2.2: Complementary common-source current-reuse configuration.



Figure 2.3: Complementary common-gate current-reuse configuration.

For both configurations, the effective transconductance can be almost double to that with only a NMOS transistor and a load in the same DC current path while drawing the same current. It is not going to be exactly doubled since the transconductance of the PMOS transistor is slightly lower than that of the NMOS transistor due to lower mobility of the main charge carrier in the PMOS transistor. Works from (Hsu et al. 2009; Khoshroo et al. 2016; Noh et al. 2010; Taris et al. 2008; Karanicolas 1996; Cha et al. 2011; Choi et al. 2016) utilise complementary common-source current-reuse configuration for their LNAs. (Cha et al 2011) however, use this configuration in a slightly different way where the NMOS transistor is stacked on top of the PMOS transistor instead of the other way around as described above. This is so that both the NMOS and PMOS portions of the common-source current-reuse LNA can share the same source degeneration inductor. However, with this slightly different configuration, a load (either active or passive) is needed at the drain of each transistor unlike in the usual complementary common-source current-reuse configuration where both the NMOS and PMOS transistors also function as active loads as well as driving the input signal. This is the same for the work by (Parvizi et al. 2016) with their slightly different complementary common-gate current-reuse configuration where the NMOS transistor is stacked on top of the PMOS transistor. As a result, they need to include additional passive loads at the drains of the transistors.

Some authors have gone a step further by combining both complementary common-gate and common-source current-reuse configurations through capacitive cross-coupling technique in a differential LNA topology (Cruz et al. 2015; Salimath et al. 2014; Pan et al. 2017; Wang et al. 2006). This configuration is more widely-known as common-gate current-reuse with capacitive cross-coupling configuration and is depicted in Figure 2.4.



Figure 2.4: Common-gate current-reuse with capacitive cross-coupling configuration.

This capacitive cross-coupling is viable with differential topology since the output of a common-source amplifier is 180° out-of-phase whilst that of common-gate amplifier is in-phase. With the transistors being utilised as both common-gate and common-source amplifiers simultaneously, the resulting gain will be doubled for each half-circuit. This capacitive cross-coupling technique applied on complementary common-gate current-reuse configuration therefore is a type of g_m -boosting technique. By adding up both half-circuits of the differential LNA, the gain will therefore be quadrupled but of course, with the total drawn current being twice larger to supply both half-circuits.

The downside of this current-reuse technique is that it compromises the linearity of the LNA as a result of the high gain it produces. It also has tighter voltage headroom (Wang et al. 2006). This technique therefore is less suitable for applications with high input power at the receiver. Fortunately, this is not the case for MedRadio applications where the input signals arriving at the receiver are low-power RF signals as the human body cannot be exposed to excessive RF radiation.

2.3 Active Shunt Feedback Technique

This technique is normally applied in a LNA to present an appropriate impedance at the input of the LNA for input impedance matching. Commonly, this technique is utilised on wideband LNAs and LNAs with inductorless topology to minimise the size of the IC (Cruz et al. 2015; Adom-Bamfi & Entesari 2016; Bharade et al. 2011; Borremans et al. 2008; De Souza et al. 2017; Im 2013). It is suitably implemented on common-source and cascode LNAs where the input resistance is basically infinite due to the silicon dioxide insulation between the gate and the drainsource channel of the driving transistor. This active shunt feedback technique then helps to bring down the high input resistance of the LNA to a much lower and more appropriate impedance, which is normally close to 50 Ohm. However, when size of the IC is not really a constraint (thus the use of inductors is not an issue), the inductive source degeneration technique is a much more effective and preferred method for input impedance matching of common-source and cascode LNAs.

Typically, an active shunt feedback network takes the form of a common-drain amplifier (or better known as source-follower) with the gate terminal of the driving transistor receiving the output signal from the LNA, and its source terminal sharing the same node with the input of the LNA (Adom-Bamfi & Entesari 2016; Bharade et al. 2011; Cruz et al. 2015). This is depicted by Figure 2.5.



Figure 2.5: Illustration of active shunt feedback technique for a LNA utilising a common-drain amplifier (source-follower) network.

In Figure 2.5, the input of the LNA, the source terminal of the common-drain amplifier's driving transistor and the positive terminal of the common-drain amplifier's current source are sharing the same node. For low-frequency signals entering this node, the approximate input resistance is the resistance looking into the source terminal of the common-drain amplifier's driving transistor, since the resistances looking into the LNA and the positive terminal of the common-drain amplifier's Current source are both extremely high. Applying Miller's Theorem (see Appendix) to Figure 2.5, the input resistance of the whole circuit is approximately given by the resistance looking into the source terminal of the common-drain amplifier's driving transistor, and can be expressed by:

$$r_{in} \approx \frac{1}{g_m(1-A_v)} \tag{2.4}$$

where g_m is the transconductance of the common-drain amplifier's driving transistor and A_v is the small-signal voltage gain of the LNA. The input resistance can then be drawn closer to 50 Ohm by obtaining a suitable value for g_m via increasing the current in the source-follower. This also depends on the gain of the LNA; the higher the magnitude of the gain, the less value of g_m needed to obtain close to 50 Ohm input resistance.

Some authors prefer to add a resistor between the source terminal of the common-drain amplifier's driving transistor and the input of the LNA (De Souza et al. 2017; Im 2013; Borremans et al. 2008). This is usually for the purpose of improving the noise figure albeit at the expense of additional power consumption (Borremans et al. 2008). With this additional resistor, the overall schematic can be illustrated by Figure 2.6.



Figure 2.6: Illustration of active shunt feedback technique for a LNA utilising a common-drain amplifier (source-follower) network with additional resistor, R_F between source terminal of driving transistor and LNA's input.

In Figure 2.6, the input of the LNA is only sharing the same node with the resistor of the source-follower network. Again, by applying Miller's Theorem, the input resistance of the whole network, which is approximately the resistance looking into the active shunt feedback network, can now be expressed by:

$$r_{in} \approx \frac{g_m R_F + 1}{g_m (1 - A_v)} \tag{2.5}$$

where g_m is the transconductance of the common-drain amplifier's driving transistor, R_F is the additional resistor of the active shunt feedback network and A_v is the smallsignal voltage gain of the LNA.

One obvious disadvantage of any active shunt feedback technique is that there will be some inevitable DC power consumption by this feedback network in addition to that consumed by the main driver of the amplifier. It is therefore important to be frugal in utilising this technique in terms of voltage supply for the source-follower network and its dissipated current.

2.4 Subthreshold Biasing Technique

This is a popular low-power design technique and is also known as weak inversion. Works by (Zafarian et al. 2013; Tang et al. 2011; Kumar et al. 2017; Reddy 2017; Yang et al. 2011; Jeong et al. 2011; Liu & Zhang 2017) amongst others have effectively demonstrated the use of this technique in their respective designs to obtain very low power consumption thus prolonging battery life. Subthreshold biasing occurs when the gate-source voltage V_{GS} of the MOS transistor is less than the extrapolated threshold voltage V_{TH} of the device, but sufficient enough to cause the formation of a depletion region at the surface of the silicon substrate adjacent to the drain-source channel. The drain current for subthreshold biasing is caused by the flow of diffusion current due to the minority charge carrier concentration gradient, rather than the drift of majority charge carriers in the channel which is negligible. For a NMOS transistor operating in subthreshold region, this is analogous to a *npn* bipolar transistor where the silicon substrate acts as the base whilst the source and drain terminals represent the emitter and the collector respectively.

The drain current for subthreshold biasing can be expressed as (Gray et al. 2010):

$$I_D = \frac{W}{L} I_{D0} exp\left(\frac{V_{GS} - V_{TH}}{nV_T}\right) \left[1 - exp\left(-\frac{V_{DS}}{V_T}\right)\right]$$
(2.6)

where W = gate width, L = gate length, $I_{D0} =$ drain current when gate-source voltage equals threshold voltage, $V_{GS} =$ gate-source voltage, $V_{TH} =$ threshold voltage, n = ratio of sum of gate-oxide capacitance and depletion-region capacitance over gate-oxide capacitance, $V_T =$ thermal voltage and $V_{DS} =$ drain-source voltage. Figure 2.7 depicts the plot of log I_D against V_{GS} where the straight line around the region $V_{GS} < V_{TH}$ represents Equation (2.6) and is known as the subthreshold exponential region (Gray et al. 2010; Razavi 2001).



Figure 2.7: Plot of log I_D against V_{GS} showing the exponential region of subthreshold biasing and the square-law I_D - V_{GS} relationship in strong inversion (Razavi 2001).

Also from Equation (2.6), as V_{DS} increases to more than approximately $3V_T$, the drain current becomes almost constant because the last term in the equation approaches unity. This is illustrated in Figure 2.8.



Figure 2.8: Plots of I_D versus V_{DS} with varying V_{GS} for subthreshold biasing (Gray et

al. 2010).

It implies that for subthreshold biasing, the MOS transistor merely needs around 0.1 V of drain-source voltage to operate in its saturation region as V_T is only about 25 mV at room temperature. This very low minimum saturation V_{DS} for MOS transistors is therefore very appealing for low-power analogue circuits as less supply voltage is needed to power up the devices.

The transconductance for subthreshold biasing can be obtained by differentiating Equation (2.6) with respect to V_{GS} and can be further simplified to be:

$$g_m = \frac{I_D}{nV_T} = \frac{I_D}{V_T} \frac{c_{ox}}{c_{js} + c_{ox}}$$
(2.7)

where C_{ox} = gate-oxide capacitance per unit area and C_{js} = depletion-region capacitance per unit area. From Equation (2.7), the ratio of transconductance to drain current in subthreshold biasing is given by:

$$\frac{g_m}{I_D} = \frac{1}{nV_T} = \frac{1}{V_T} \frac{C_{ox}}{C_{j_S} + C_{ox}}$$
(2.8)

In subthreshold biasing, the ratio of g_m over I_D is significantly higher than that for strong inversion. This implies that for the same amount of drain current, subthreshold biasing produces greater transconductance thus giving better current efficiency. However, to increase the current in subthreshold biasing whilst maintaining the same V_{GS} in the subthreshold region, the width of the MOS transistor will need to be increased as given by Equation (2.6). This eventually will result in a much larger MOS device size hence larger total size of the IC layout.

The use of subthreshold biasing technique for low-power applications is restricted only to those with relatively low operating frequencies. This is due to very small transition frequency f_T for subthreshold biasing that renders it unsuitable for higher frequencies especially those beyond 1 GHz. The transition frequency f_T is defined as the frequency at which the MOS transistor's current gain falls to unity. However, as the CMOS technology becomes smaller, the transition frequency has been found to be increasing (Yang et al. 2011).

2.5 Previous Works on Low-Noise Amplifiers for MedRadio Applications

Several previous works on LNAs for MedRadio applications are reviewed and discussed in this section. Some of these works are not specifically intended for MedRadio applications, but nevertheless, they possess wideband capabilities to perform reasonably well in the MedRadio frequency range.

2.5.1 Complementary common-source current-reuse MedRadio LNA

Way back in 2011, (Cha et al. 2011) proposed a low-power MedRadio receiver RF front-end using 0.18- μ m CMOS technology. This front-end module includes a single-ended LNA that utilises a complementary common-source current-reuse topology. On standalone measurements of the LNA, it achieves gain of 20 dB, *NF* of 2.8 dB, input *RL* of 15 dB and *IIP*₃ of -8.1 dBm with power consumption of only 0.15 mW. Figure 2.9 shows the circuit schematic of the proposed complementary common-source current-reuse LNA.



Figure 2.9: Complementary common-source current-reuse MedRadio LNA circuit schematic proposed by (Cha et al. 2011).

In this LNA, a NMOS inductive source degeneration common-source amplifier is being stacked on top of that of a PMOS. Both NMOS and PMOS amplifiers are sharing the same source inductor L_s, AC-grounding source capacitor C_s and AC GND point at their source terminals. The drain current that passes through NMOS transistor M_{n1} is being reused by PMOS transistor M_{p1} . The gate inductor L_g and the gate DCblocking capacitors of the NMOS and PMOS transistors are external components that form a high-*Q* passive resonant network before the input of the LNA. The combination of this network and source degeneration inductor L_s gives a very good simultaneous noise and impedance matching at the input of the LNA. This is the main strength of this complementary common-source current-reuse LNA where even with a very low current of 0.15 mA from a 1-V supply, it can still obtain a very low *NF* of 2.8 dB with a good input *RL* of 15 dB. The external resonant network also helps to boost the gain of this