

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Kedua  
Sidang Akademik 1998/99

Februari 1999

ZAT 281/4 - Pengantar Mikropemproses

Masa : [3 jam]

---

Sila pastikan bahawa kertas peperiksaan ini mengandungi DUAPULUH ENAM muka surat yang bercetak sebelum anda memulakan peperiksaan ini.

Jawab kesemua LIMA soalan . Kesemuanya wajib dijawab dalam Bahasa Malaysia.

1. a) Berikan perbezaan di antara bahasa penghimpunan dan bahasa paras tinggi (20/100)
- b) Tuliskan aturcara penghimpunan untuk mikropemproses 8085 bagi mengira  $20 \times 8$ . Hasil darab tersebut hendaklah disimpan di alamat 20AAH. (30/100)
- c) Tuliskan aturcara penghimpunan bagi menyalin data di ingatan 205AH hingga 207FH ke ingatan 20BAH hingga 20DFH. (50/100)
2. a) Berikut adalah sebahagian daripada aturcara yang sedang dilaksanakan oleh mikropemproses 8085:  
..  
..  
XRA A  
LXI HL, 2000H  
SHLD 2020H  
XCHG  
LHLD 2020H  
SPHL  
STAX D  
INX H  
MOV M, H  
XTHL  
..  
..  
Nyatakan kandungan semua alat daftar, flip-flop bendera, dan ingatan yang terlibat dalam bahagian aturcara tersebut selepas perlaksanaan arahan XTHL. (50/100)

...2/-

b) Berdasarkan aturcara berikut:


	ORG: 2020H	;Set alamat aturcara
	ANI 00	;Kosongkan akumulator
	MOV C, A	;Set pembilang
LOMPAT:	INR C	;Tingkatkan pembilang
	NOP	;Pelambatan masa
	MOV A, C	;Muatkan kandungan pembilang ;ke akumulator
	ANI 80H	;Uji pembilang
	JZ LOMPAT	;Ulang jika belum selesai
	RST 1	

- i) Tuliskan kod mesinnya di alamat yang bersesuaian.
- ii) Tentukan masa yang diambil oleh mikropemproses 8085 untuk melaksanakan aturcara tersebut, sekiranya frekuensi jam mikropemproses adalah 1MHz.

(50/100)

3. Aturcara I/O berikut berperanan untuk memindahkan data daripada peranti sisian ke ingatan RAM sistem mikropemproses di Rajah 1;

	MVI A, FFH	;Muatkan akumulator dengan FFH
	OUT 02H	;Keluarkan kandungan akumulator ke pot 02H
	MVI A, 01H	;Muatkan akumulator dengan 01H
	OUT 20H	;Keluarkan kandungan akumulator ke pot 20H
	LXI, 20A0H	;Tetapkan penunjuk HL
	MVI C, 14H	;Tetapkan pembilang
GEL:	MVI A 40H	;Setkan bit MULA
	OUT 21H	;Hantar bit MULA tinggi
NANTI:	IN 22H	;Ambil bit STATUS
	ANI 80 H	;Pencilkan bit STATUS
	JZ NANTI	;Tunggu sekiranya peranti tidak sedia
	IN 00H	;Input data
	MOV M, A	;Simpan data
	INX H	;Kemaskinikan penunjuk HL
	MVI A, 00H	;Set kembali bit MULA
	OUT 21H	;Hantar bit MULA rendah
	DCR C	;Tingkatkan pembilang
	ORA C	;Uji jumlah data
	JNZ GEL	;Kembali jika belum habis
	RST 1	



Rajah 1

- a) Terangkan secara ringkas bagaimana pemindahan data tersebut dilaksanakan oleh mikropemproses. (30/100)
- b) Terangkan peranan empat arahan yang pertama dalam aturcara tersebut. (20/100)
- c) Nyatakan bilangan data yang dipindahkan dan di alamat manakah ia disimpan? (20/100)
- d) Ubahsuai aturcara tersebut, sekiranya 50 byte data di ingatan RAM beralamat 20A0H dan ke atas hendak dikeluarkan ke peranti sisian. (30/100)
4. a) Berdasarkan litar sistem mikropemproses yang ditunjukkan di Rajah 2, tentukan alamat-alamat berikut:
- RAM
  - ROM
  - Nombor-nombor pot, alat daftar perintah dan alat daftar pemas bagi cip 8156.
  - Nombor - nombor pot dan alat daftar perintah cip 8355.
- (50/100)
- b) Tuliskan aturcara mudah untuk menguji antaramuka di antara mikropemproses dan penukar analog ke digital ADC0801 dalam Rajah 2. Lakarkan satu litar isyarat yang mungkin diperhatikan pada pin AD1 - AD7, A8 - A15, ALE,  $\overline{WR}$ ,  $\overline{RD}$ , dan  $\overline{IO/M}$ . (Gunakan lampiran yang diberi).


(50/100)

...4/-

5. a) Terangkan, apakah yang dimaksudkan dengan restart perisian dan restart perkakasan? Nyatakan lokasi-lokasi vektor bagi kedua restart tersebut. (30/100)
- b) Penukar analog ke digital ADC0801 di Rajah 2, dikawal oleh mikropemproses 8085 melalui suatu port I/O serta beberapa bus kawalan. Tuliskan suatu aturcara penghimpunan yang membolehkan mikropemproses merekodkan 10 data yang telah ditukarkan ke bentuk digital untuk disimpan di mana-mana alamat dalam RAM sistem tersebut. (60/100)
- c) Cip ADC0801 memerlukan sistem isyarat jamnya yang tersendiri. Kirakan frekuensi jam bagi cip ADC0801 dalam Rajah 2. (10/100)



249

...6/-



Rajah 2

LAMPIRAN A



512

# 8085 Instruction Set

## 4.1 INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

1. Data Transfer Group — Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
2. Arithmetic Group — Adds, subtracts, increments, or decrements data in registers or memory. (See page 4-13.)
3. Logic Group — ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 4-18.)
4. Branch Group — Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 4-20.)
5. Stack, I/O, and Machine Control Group — Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 4-22.)


The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intel development systems.

### 4.1.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

#### MOV r1, r2 (Move Register)


(r1) — (r2)  
The content of register r2 is moved to register r1.



Cycles: 1  
States: 4  
Addressing: register  
Flags: none

#### MOV r, M (Move from memory)


(r) — ((H) (L))  
The content of the memory location, whose address is in registers H and L, is moved to register r.



Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

#### MOV M, r (Move to memory)


((H) (L)) — (r)  
The content of register r is moved to the memory location, whose address is in registers H and L.



Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

#### MVI r, data (Move Immediate)

(r) — (byte 2)  
The content of byte 2 of the instruction is moved to register r.



Cycles: 2  
States: 7  
Addressing: immediate  
Flags: none

#### MVI M, data (Move to memory immediate)


((H) (L)) — (byte 2)  
The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.



Cycles: 3  
States: 10  
Addressing: immed./reg. indirect  
Flags: none

#### LXI rp, data 16 (Load register pair immediate)


(rh) — (byte 3),  
(rl) — (byte 2)  
Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.



Cycles: 3  
States: 10  
Addressing: immediate  
Flags: none

#### LDA addr (Load Accumulator direct)


(A) — ((byte 3)(byte 2))  
The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.



Cycles: 4  
States: 13  
Addressing: direct  
Flags: none


#### STA addr (Store Accumulator direct)

((byte 3)(byte 2)) — (A)  
The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.




Cycles: 4  
States: 13  
Addressing: direct  
Flags: none

**LHLD addr** (Load H and L direct)  
 (L) - ((byte 3)(byte 2))  
 (H) - ((byte 3)(byte 2) + 1)  
 The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.




Cycles: 5  
 States: 16  
 Addressing: direct  
 Flags: none

**SHLD addr** (Store H and L direct)  
 ((byte 3)(byte 2)) - (L)  
 ((byte 3)(byte 2) + 1) - (H)  
 The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.



Cycles: 5  
 States: 16  
 Addressing: direct  
 Flags: none

**LDAX rp** (Load accumulator indirect)  
 (A) - ((rp))  
 The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

**STAX rp** (Store accumulator indirect)  
 ((rp)) - (A)  
 The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: none

**XCHG** (Exchange H and L with D and E)  
 (H) - (D)  
 (L) - (E)  
 The contents of registers H and L are exchanged with the contents of registers D and E.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: none


4.6.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.


All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

**ADD r** (Add Register)  
 (A) - (A) + (r)  
 The content of register r is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: S,P,CY,AC

**ADD M** (Add memory)  
 (A) - (A) + ((H)(L))  
 The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ADI data** (Add immediate)  
 (A) - (A) + (byte 2)  
 The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**ADC r** (Add Register with carry)  
 (A) - (A) + (r) + (CY)  
 The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**ADC M** (Add memory with carry)  
 (A) - (A) + ((H)(L)) + (CY)  
 The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ACI data** (Add immediate with carry)  
 (A) - (A) + (byte 2) + (CY)  
 The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**SUB r** (Subtract Register)  
 (A) - (A) - (r)  
 The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**SUB M** (Subtract memory)  
 (A) - (A) - ((H)(L))  
 The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC


**SUI data** (Subtract immediate)  
 (A) - (A) - (byte 2)  
 The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC


LAMPIRAN

**SBR r** (Subtract Register with borrow)  
 $(A) - (A) - (r) - (CY)$   
 The content of register *r* and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**DCR r** (Decrement Register)  
 $(r) - (r) - 1$   
 The content of register *r* is decremented by one. Note: All condition flags except CY are affected.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**DAA** (Decimal Adjust Accumulator)  
 The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded-Decimal digits by the following process:


1. If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
2. If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.




Cycles: 1  
 States: 4  
 Flags: Z,S,P,CY,AC

**SBR M** (Subtract memory with borrow)  
 $(A) - (A) - ((M)(L)) - (CY)$   
 The content of the memory location whose address is contained in the M and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**DCR M** (Decrement memory)  
 $((H)(L)) - ((H)(L)) - 1$   
 The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.




Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

4.3.3 Logic Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.


Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

**SBI data** (Subtract Immediate with borrow)  
 $(A) - (A) - (\text{byte 2}) - (CY)$   
 The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**INX rp** (Increment register pair)  
 $((H)(L)) - ((H)(L)) + 1$   
 The content of the register pair *rp* is incremented by one. Note: No condition flags are affected.




Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

**ANA r** (AND Register)  
 $(A) - (A) \wedge (r)$   
 The content of register *r* is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**INR r** (Increment Register)  
 $(r) - (r) + 1$   
 The content of register *r* is incremented by one. Note: All condition flags except CY are affected.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**DCX rp** (Decrement register pair)  
 $((H)(L)) - ((H)(L)) - 1$   
 The content of the register pair *rp* is decremented by one. Note: No condition flags are affected.




Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

**ANA M** (AND memory)  
 $(A) - (A) \wedge ((M)(L))$   
 The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**INR M** (Increment memory)  
 $((H)(L)) - ((H)(L)) + 1$   
 The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.




Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

**DAD rp** (Add register pair to H and L)  
 $((H)(L)) - ((H)(L)) + ((H)(L))$   
 The content of the register pair *rp* is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add, otherwise it is reset.



Cycles: 3  
 States: 10  
 Addressing: register  
 Flags: CY


**ANI data** (AND immediate)  
 $(A) - (A) \wedge (\text{byte 2})$   
 The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC


LAMPIRAN

**XRA r** (Exclusive OR Register)  
 $(A) - (A) \vee (r)$   
 The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**ORA M** (OR memory)  
 $(A) - (A) \vee ((H) (L))$   
 The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**CPI data** (Compare immediate)  
 $(A) - (\text{byte 2})$   
 The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if  $(A) = (\text{byte 2})$ . The CY flag is set to 1 if  $(A) < (\text{byte 2})$ .




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**XRA M** (Exclusive OR Memory)  
 $(A) - (A) \vee ((H) (L))$   
 The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ORI data** (OR immediate)  
 $(A) - (A) \vee (\text{byte 2})$   
 The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**RLC** (Rotate left)  
 $(A_{n+1}) - (A_n); (A_0) - (A_7)$   
 $(CY) - (A_7)$   
 The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.




Cycles: 1  
 States: 4  
 Flags: CY

**XRI data** (Exclusive OR immediate)  
 $(A) - (A) \vee (\text{byte 2})$   
 The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.




Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**CMP r** (Compare Register)  
 $(A) - (r)$   
 The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = (r)$ . The CY flag is set to 1 if  $(A) < (r)$ .



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**RAC** (Rotate right)  
 $(A_n) - (A_{n+1}); (A_7) - (A_0)$   
 $(CY) - (A_7)$   
 The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.




Cycles: 1  
 States: 4  
 Flags: CY

**ORA r** (OR Register)  
 $(A) - (A) \vee (r)$   
 The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**CMP M** (Compare memory)  
 $(A) - ((H) (L))$   
 The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = ((H) (L))$ . The CY flag is set to 1 if  $(A) < ((H) (L))$ .



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**RAL** (Rotate left through carry)  
 $(A_{n+1}) - (A_n); (CY) - (A_7)$   
 $(A_0) - (CY)$   
 The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles: 1  
 States: 4  
 Flags: CY

LAMPIRAN

**RAR** (Rotate right through carry)  
 $(A_n) - (A_n) \ll (CY) - (A_0)$   
 $(A_7) - (CY)$   
 The content of the accumulator is rotated right one position through the CY flag. The high-order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.

0 0 0 1 1 1 1 1

Cycles: 1  
 States: 4  
 Flags: CY

**CMA** (Complement accumulator)  
 $(A) - (\bar{A})$   
 The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.

0 0 1 0 1 1 1 1

Cycles: 1  
 States: 4  
 Flags: none

**CMC** (Complement carry)  
 $(CY) - (\bar{CY})$   
 The CY flag is complemented. No other flags are affected.

0 0 1 1 1 1 1 1

Cycles: 1  
 States: 4  
 Flags: CY

**STC** (Set carry)  
 $(CY) - 1$   
 The CY flag is set to 1. No other flags are affected.

0 0 1 1 0 1 1 1

Cycles: 1  
 States: 4  
 Flags: CY

**4.8.4 Branch Group**  
 This group of instructions alter normal sequential program flow. Condition flags are not affected by any instruction in this group. The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ - not zero (Z = 0)	000
Z - zero (Z = 1)	001
NC - no carry (CY = 0)	010
C - carry (CY = 1)	011
PO - parity odd (P = 0)	100
PE - parity even (P = 1)	101
P - plus (S = 0)	110
M - minus (S = 1)	111

**JMP addr** (Jump)  
 $(PC) - (\text{byte 3})(\text{byte 2})$   
 Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1 1 0 0 0 0 1 1

low-order addr  
 high-order addr

Cycles: 3  
 States: 10  
 Addressing: immediate  
 Flags: none

**Jcondition addr** (Conditional jump)  
 If (CCC),  
 $(PC) - (\text{byte 3})(\text{byte 2})$   
 If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1 1 C C C 0 1 0

low-order addr  
 high-order addr

Cycles: 2/3  
 States: 7/10  
 Addressing: immediate  
 Flags: none

**CALL addr** (Call)  
 $((SP) - 1) - (PCH)$   
 $((SP) - 2) - (PCL)$   
 $(SP) - (SP) - 2$   
 $(PC) - (\text{byte 3})(\text{byte 2})$   
 The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1 1 0 0 1 1 0 1

low-order addr  
 high-order addr

Cycles: 5  
 States: 18  
 Addressing: immediate/  
 reg. indirect  
 Flags: none

**Condition addr** (Condition call)  
 If (CCC),  
 $((SP) - 1) - (PCH)$   
 $((SP) - 2) - (PCL)$   
 $(SP) - (SP) - 2$   
 $(PC) - (\text{byte 3})(\text{byte 2})$   
 If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

1 1 C C C 1 0 0

low-order addr  
 high-order addr

Cycles: 2/5  
 States: 9/18  
 Addressing: immediate/  
 reg. indirect  
 Flags: none

**RET** (Return)  
 $(PCL) - ((SP))$   
 $(PCH) - ((SP) + 1)$   
 $(SP) - (SP) + 2$   
 The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

1 1 0 0 1 0 0 1

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: none

**Rcondition** (Conditional return)  
 If (CCC),  
 $(PCL) - ((SP))$   
 $(PCH) - ((SP) + 1)$   
 $(SP) - (SP) + 2$   
 If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

1 1 C C C 0 0 0


Cycles: 1/3  
 States: 6/12  
 Addressing: reg. indirect  
 Flags: none

LAMPIRAN


**RST n** (Restart)

- ((SP) - 1) - (PCH)
- ((SP) - 2) - (PCL)
- (SP) - (SP) - 2
- (PC) - 8 \* (NNN)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.



Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none




Program Counter After Restart

**PHL** (Jump H and L indirect - move H and L to PC)

- (PCH) - (H)
- (PCL) - (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.



Cycles: 1  
States: 6  
Addressing: register  
Flags: none

**4.6.5 Stack, I/O, and Machine Control Group**  
This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

**PUSH rp** (Push)

- ((SP) - 1) - (rh)
- ((SP) - 2) - (rl)
- ((SP) - (SP) - 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.




Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none

**PUSH PSW** (Push processor status word)


- ((SP) - 1) - (A)
- ((SP) - 2)<sub>0</sub> - (CY), ((SP) - 2)<sub>1</sub> - X
- ((SP) - 2)<sub>2</sub> - (P), ((SP) - 2)<sub>3</sub> - X
- ((SP) - 2)<sub>4</sub> - (AC), ((SP) - 2)<sub>5</sub> - X
- ((SP) - 2)<sub>6</sub> - (Z), ((SP) - 2)<sub>7</sub> - (S)
- ((SP) - (SP) - 2 X: Undefined

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.



Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none

**FLAG WORD**




X: undefined

**XTHL** (Exchange stack top with H and L)

- (L) - ((SP))
- (H) - ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.




Cycles: 5  
States: 16  
Addressing: reg. indirect  
Flags: none

**SPHL** (Move HL to SP)

- (SP) - (H) (L)

The contents of registers H and L (16 bits) are moved to register SP.




Cycles: 1  
States: 6  
Addressing: register  
Flags: none

**POP rp** (POP)

- (rl) - ((SP))
- (rh) - ((SP) + 1)
- (SP) - (SP) + 2

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.




Cycles: 3  
States: 10  
Addressing: reg. indirect  
Flags: none

**IN port** (Input)

- (A) - (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.




Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

**POP PSW** (Pop processor status word)

- (CY) - ((SP))<sub>0</sub>
- (P) - ((SP))<sub>1</sub>
- (AC) - ((SP))<sub>4</sub>
- (Z) - ((SP))<sub>6</sub>
- (S) - ((SP))<sub>7</sub>
- (A) - ((SP) + 1)
- (SP) - (SP) + 2

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.




Cycles: 3  
States: 10  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

**OUT port** (Output)

- (data) - (A)


The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.



Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

LAMPIRAN


**EI (Enable interrupts)**  
The interrupt system is enabled following the execution of the next instruction.



Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the EI instruction. Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited.


**DI (Disable interrupts)**  
The interrupt system is disabled immediately following the execution of the DI instruction.



Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the DI instruction. Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.

**HLT (Halt)**  
The processor is stopped. The registers and flags are unaffected. A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information.



Cycles: 1+  
States: 5  
Flags: none

**NOP (No op)**  
No operation is performed. The registers and flags are unaffected.




Cycles: 1  
States: 4  
Flags: none

**RIM (Read Interrupt Masks)**  
The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (I = mask disabled)
- Current interrupt enable (flag status (I = Interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 6.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)




Cycles: 1  
States: 4  
Flags: none

**SIM (Set Interrupt Masks)**  
The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 8 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 8 is 0. SOD is always reset by the RESET IN signal.



Cycles: 1  
States: 4  
Flags: none

# Kad Rujukan Bahasa Penghimpunan 8085

DATA TRANSFER GROUP			ARITHMETIC AND LOGICAL GROUP			BRANCH CONTROL GROUP			I/O AND MACHINE CONTROL			ASSEMBLER REFERENCE (Cont.)																																																																																																																																																																																																																																																				
<p><b>MOV</b></p> <table border="0"> <tr><td>AA 7F</td><td>EA 5F</td><td>A, byte 2E</td></tr> <tr><td>AB 78</td><td>EB 58</td><td>B, byte 09</td></tr> <tr><td>AC 79</td><td>EC 59</td><td>C, byte 0E</td></tr> <tr><td>AD 7A</td><td>ED 5A</td><td>D, byte 1E</td></tr> <tr><td>AE 7B</td><td>EE 5B</td><td>E, byte 1E</td></tr> <tr><td>AF 7C</td><td>EF 5C</td><td>H, byte 28</td></tr> <tr><td>AG 7D</td><td>EA 5D</td><td>L, byte 2E</td></tr> <tr><td>AH 7E</td><td>EA 5E</td><td>M, byte 36</td></tr> </table> <p><b>MOVL</b></p> <table border="0"> <tr><td>BA 47</td><td>MA 47</td><td>MA 47</td></tr> <tr><td>BB 40</td><td>MB 40</td><td>MB 40</td></tr> <tr><td>BC 41</td><td>MC 41</td><td>MC 41</td></tr> <tr><td>BD 42</td><td>MD 42</td><td>MD 42</td></tr> <tr><td>BE 43</td><td>ME 43</td><td>ME 43</td></tr> <tr><td>BF 44</td><td>MF 44</td><td>MF 44</td></tr> <tr><td>C0 45</td><td>ML 45</td><td>ML 45</td></tr> <tr><td>C1 46</td><td>MM 46</td><td>MM 46</td></tr> </table> <p><b>MOVW</b></p> <table border="0"> <tr><td>CA 4F</td><td>LA 4F</td><td>LA 4F</td></tr> <tr><td>CB 48</td><td>LB 48</td><td>LB 48</td></tr> <tr><td>CC 49</td><td>LC 49</td><td>LC 49</td></tr> <tr><td>CD 4A</td><td>LD 4A</td><td>LD 4A</td></tr> <tr><td>CE 4B</td><td>LE 4B</td><td>LE 4B</td></tr> <tr><td>CF 4C</td><td>LF 4C</td><td>LF 4C</td></tr> <tr><td>D0 4D</td><td>LL 4D</td><td>LL 4D</td></tr> <tr><td>D1 4E</td><td>LM 4E</td><td>LM 4E</td></tr> </table> <p><b>MOVB</b></p> <table border="0"> <tr><td>DA 37</td><td>MA 77</td><td>MA 77</td></tr> <tr><td>DB 38</td><td>MB 78</td><td>MB 78</td></tr> <tr><td>DC 39</td><td>MC 79</td><td>MC 79</td></tr> <tr><td>DD 3A</td><td>MD 7A</td><td>MD 7A</td></tr> <tr><td>DE 3B</td><td>ME 7B</td><td>ME 7B</td></tr> <tr><td>DF 3C</td><td>MF 7C</td><td>MF 7C</td></tr> <tr><td>E0 3D</td><td>ML 7D</td><td>ML 7D</td></tr> <tr><td>E1 3E</td><td>MM 7E</td><td>MM 7E</td></tr> </table>	AA 7F	EA 5F	A, byte 2E	AB 78	EB 58	B, byte 09	AC 79	EC 59	C, byte 0E	AD 7A	ED 5A	D, byte 1E	AE 7B	EE 5B	E, byte 1E	AF 7C	EF 5C	H, byte 28	AG 7D	EA 5D	L, byte 2E	AH 7E	EA 5E	M, byte 36	BA 47	MA 47	MA 47	BB 40	MB 40	MB 40	BC 41	MC 41	MC 41	BD 42	MD 42	MD 42	BE 43	ME 43	ME 43	BF 44	MF 44	MF 44	C0 45	ML 45	ML 45	C1 46	MM 46	MM 46	CA 4F	LA 4F	LA 4F	CB 48	LB 48	LB 48	CC 49	LC 49	LC 49	CD 4A	LD 4A	LD 4A	CE 4B	LE 4B	LE 4B	CF 4C	LF 4C	LF 4C	D0 4D	LL 4D	LL 4D	D1 4E	LM 4E	LM 4E	DA 37	MA 77	MA 77	DB 38	MB 78	MB 78	DC 39	MC 79	MC 79	DD 3A	MD 7A	MD 7A	DE 3B	ME 7B	ME 7B	DF 3C	MF 7C	MF 7C	E0 3D	ML 7D	ML 7D	E1 3E	MM 7E	MM 7E	<p><b>ADD</b></p> <table border="0"> <tr><td>A 87</td><td>B 80</td><td>C 81</td><td>D 82</td><td>E 83</td><td>H 84</td><td>L 85</td><td>M 86</td></tr> </table> <p><b>ADC</b></p> <table border="0"> <tr><td>A 8F</td><td>B 88</td><td>C 89</td><td>D 8A</td><td>E 8B</td><td>H 8C</td><td>L 8D</td><td>M 8E</td></tr> </table> <p><b>SUB</b></p> <table border="0"> <tr><td>A 97</td><td>B 90</td><td>C 91</td><td>D 92</td><td>E 93</td><td>H 94</td><td>L 95</td><td>M 96</td></tr> </table> <p><b>SBB</b></p> <table border="0"> <tr><td>A 9F</td><td>B 98</td><td>C 99</td><td>D 9A</td><td>E 9B</td><td>H 9C</td><td>L 9D</td><td>M 9E</td></tr> </table> <p><b>ORA</b></p> <table border="0"> <tr><td>B 09</td><td>D 19</td><td>H 29</td><td>SP 39</td></tr> </table>	A 87	B 80	C 81	D 82	E 83	H 84	L 85	M 86	A 8F	B 88	C 89	D 8A	E 8B	H 8C	L 8D	M 8E	A 97	B 90	C 91	D 92	E 93	H 94	L 95	M 96	A 9F	B 98	C 99	D 9A	E 9B	H 9C	L 9D	M 9E	B 09	D 19	H 29	SP 39	<p><b>INR</b></p> <table border="0"> <tr><td>A 3C</td><td>B 04</td><td>C 0C</td><td>D 14</td><td>E 1C</td><td>H 2C</td><td>L 3C</td><td>M 34</td></tr> </table> <p><b>INX</b></p> <table border="0"> <tr><td>D 13</td><td>H 23</td><td>SP 33</td></tr> </table> <p><b>Decrement**</b></p> <table border="0"> <tr><td>A 30</td><td>B 05</td><td>C 0D</td><td>D 15</td><td>E 1D</td><td>H 2D</td><td>L 3D</td><td>M 35</td></tr> </table> <p><b>DCX</b></p> <table border="0"> <tr><td>D 0B</td><td>L 1B</td><td>H 2B</td><td>SP 3B</td></tr> </table> <p><b>Specials</b></p> <table border="0"> <tr><td>DAA* 37</td><td>CMA 3F</td><td>STC 17</td><td>CMC† 3F</td></tr> </table> <p><b>Rotate †</b></p> <table border="0"> <tr><td>RRC 07</td><td>RAC 0F</td><td>RAL 17</td><td>RAR 1F</td></tr> </table>	A 3C	B 04	C 0C	D 14	E 1C	H 2C	L 3C	M 34	D 13	H 23	SP 33	A 30	B 05	C 0D	D 15	E 1D	H 2D	L 3D	M 35	D 0B	L 1B	H 2B	SP 3B	DAA* 37	CMA 3F	STC 17	CMC† 3F	RRC 07	RAC 0F	RAL 17	RAR 1F	<p><b>ANA</b></p> <table border="0"> <tr><td>A A7</td><td>B A0</td><td>C A1</td><td>D A2</td><td>E A3</td><td>H A4</td><td>L A5</td><td>M A6</td></tr> </table> <p><b>ORA</b></p> <table border="0"> <tr><td>A AF</td><td>B A8</td><td>C A9</td><td>D AA</td><td>E AB</td><td>H AC</td><td>L AD</td><td>M AE</td></tr> </table> <p><b>DAA</b></p> <table border="0"> <tr><td>A B7</td><td>B B0</td><td>C B1</td><td>D B2</td><td>E B3</td><td>H B4</td><td>L B5</td><td>M B6</td></tr> </table> <p><b>CMP</b></p> <table border="0"> <tr><td>A BF</td><td>B B0</td><td>C B1</td><td>D B2</td><td>E B3</td><td>H B4</td><td>L B5</td><td>M B6</td></tr> </table> <p><b>Arith &amp; Logical Immediate</b></p> <table border="0"> <tr><td>ADI byte C8</td><td>ACI byte CE</td><td>SUI byte D8</td><td>SBI byte DE</td><td>AMI byte E8</td><td>RMI byte EE</td><td>OAI byte F8</td><td>CPI byte FE</td></tr> </table>	A A7	B A0	C A1	D A2	E A3	H A4	L A5	M A6	A AF	B A8	C A9	D AA	E AB	H AC	L AD	M AE	A B7	B B0	C B1	D B2	E B3	H B4	L B5	M B6	A BF	B B0	C B1	D B2	E B3	H B4	L B5	M B6	ADI byte C8	ACI byte CE	SUI byte D8	SBI byte DE	AMI byte E8	RMI byte EE	OAI byte F8	CPI byte FE	<p><b>Jump</b></p> <table border="0"> <tr><td>JMP adr C1</td><td>JNZ adr C2</td><td>JZ adr CA</td><td>JNC adr DA</td><td>JC adr DA</td><td>JPE adr EA</td><td>JM adr FA</td><td>PCML E9</td></tr> </table> <p><b>Call</b></p> <table border="0"> <tr><td>CALL adr CD</td><td>CNZ adr CA</td><td>CZ adr CC</td><td>CNC adr CA</td><td>CC adr DC</td><td>CPO adr EC</td><td>CP adr FA</td><td>CM adr FC</td></tr> </table> <p><b>Return</b></p> <table border="0"> <tr><td>RET C9</td><td>RNZ C0</td><td>RZ C0</td><td>RNC C0</td><td>RC C0</td><td>RPO C0</td><td>RPE E8</td><td>RP F0</td><td>RM F8</td></tr> </table> <p><b>ASST</b></p> <table border="0"> <tr><td>0 C1</td><td>1 C2</td><td>2 D7</td><td>3 DF</td><td>4 E7</td><td>5 EF</td><td>6 F7</td><td>7 FF</td></tr> </table>	JMP adr C1	JNZ adr C2	JZ adr CA	JNC adr DA	JC adr DA	JPE adr EA	JM adr FA	PCML E9	CALL adr CD	CNZ adr CA	CZ adr CC	CNC adr CA	CC adr DC	CPO adr EC	CP adr FA	CM adr FC	RET C9	RNZ C0	RZ C0	RNC C0	RC C0	RPO C0	RPE E8	RP F0	RM F8	0 C1	1 C2	2 D7	3 DF	4 E7	5 EF	6 F7	7 FF	<p><b>Stack Ops</b></p> <table border="0"> <tr><td>PUSH H</td><td>PSW</td><td>POP B</td><td>D</td><td>H</td><td>PSW</td></tr> </table> <p><b>Input/Output</b></p> <table border="0"> <tr><td>OUT byte D3</td><td>IN byte DB</td></tr> </table> <p><b>Control</b></p> <table border="0"> <tr><td>DI F3</td><td>EI F8</td><td>NOP 00</td><td>HLT 7E</td></tr> </table> <p><b>New Instructions (8085 Only)</b></p> <table border="0"> <tr><td>RIM 20</td><td>SIM 30</td></tr> </table>	PUSH H	PSW	POP B	D	H	PSW	OUT byte D3	IN byte DB	DI F3	EI F8	NOP 00	HLT 7E	RIM 20	SIM 30	<p><b>Assembler Reference (Cont.)</b></p> <p><b>Format:</b></p> <p>BRAND: BRAND END: END EDU: EDU SET: SET OS: OS OB: OB OW: OW</p> <p><b>Macro:</b></p> <p>MACRO: MACRO EWD: EWD LOCAL: LOCAL REP: REP RPF: RPF EXIT: EXIT</p> <p><b>Address:</b></p> <p>ASEG: ASEG DSEG: DSEG CSEG: CSEG PUBLIC: PUBLIC EXTERN: EXTERN</p> <p><b>Conditional Assembly:</b></p> <p>IF: IF ELSE: ELSE ENDIF: ENDIF</p> <p><b>Constant Definition:</b></p> <p>ODD: ODD EVEN: EVEN DEC: DEC OCT: OCT HEX: HEX BINARY: BINARY ASCII: ASCII</p>
AA 7F	EA 5F	A, byte 2E																																																																																																																																																																																																																																																														
AB 78	EB 58	B, byte 09																																																																																																																																																																																																																																																														
AC 79	EC 59	C, byte 0E																																																																																																																																																																																																																																																														
AD 7A	ED 5A	D, byte 1E																																																																																																																																																																																																																																																														
AE 7B	EE 5B	E, byte 1E																																																																																																																																																																																																																																																														
AF 7C	EF 5C	H, byte 28																																																																																																																																																																																																																																																														
AG 7D	EA 5D	L, byte 2E																																																																																																																																																																																																																																																														
AH 7E	EA 5E	M, byte 36																																																																																																																																																																																																																																																														
BA 47	MA 47	MA 47																																																																																																																																																																																																																																																														
BB 40	MB 40	MB 40																																																																																																																																																																																																																																																														
BC 41	MC 41	MC 41																																																																																																																																																																																																																																																														
BD 42	MD 42	MD 42																																																																																																																																																																																																																																																														
BE 43	ME 43	ME 43																																																																																																																																																																																																																																																														
BF 44	MF 44	MF 44																																																																																																																																																																																																																																																														
C0 45	ML 45	ML 45																																																																																																																																																																																																																																																														
C1 46	MM 46	MM 46																																																																																																																																																																																																																																																														
CA 4F	LA 4F	LA 4F																																																																																																																																																																																																																																																														
CB 48	LB 48	LB 48																																																																																																																																																																																																																																																														
CC 49	LC 49	LC 49																																																																																																																																																																																																																																																														
CD 4A	LD 4A	LD 4A																																																																																																																																																																																																																																																														
CE 4B	LE 4B	LE 4B																																																																																																																																																																																																																																																														
CF 4C	LF 4C	LF 4C																																																																																																																																																																																																																																																														
D0 4D	LL 4D	LL 4D																																																																																																																																																																																																																																																														
D1 4E	LM 4E	LM 4E																																																																																																																																																																																																																																																														
DA 37	MA 77	MA 77																																																																																																																																																																																																																																																														
DB 38	MB 78	MB 78																																																																																																																																																																																																																																																														
DC 39	MC 79	MC 79																																																																																																																																																																																																																																																														
DD 3A	MD 7A	MD 7A																																																																																																																																																																																																																																																														
DE 3B	ME 7B	ME 7B																																																																																																																																																																																																																																																														
DF 3C	MF 7C	MF 7C																																																																																																																																																																																																																																																														
E0 3D	ML 7D	ML 7D																																																																																																																																																																																																																																																														
E1 3E	MM 7E	MM 7E																																																																																																																																																																																																																																																														
A 87	B 80	C 81	D 82	E 83	H 84	L 85	M 86																																																																																																																																																																																																																																																									
A 8F	B 88	C 89	D 8A	E 8B	H 8C	L 8D	M 8E																																																																																																																																																																																																																																																									
A 97	B 90	C 91	D 92	E 93	H 94	L 95	M 96																																																																																																																																																																																																																																																									
A 9F	B 98	C 99	D 9A	E 9B	H 9C	L 9D	M 9E																																																																																																																																																																																																																																																									
B 09	D 19	H 29	SP 39																																																																																																																																																																																																																																																													
A 3C	B 04	C 0C	D 14	E 1C	H 2C	L 3C	M 34																																																																																																																																																																																																																																																									
D 13	H 23	SP 33																																																																																																																																																																																																																																																														
A 30	B 05	C 0D	D 15	E 1D	H 2D	L 3D	M 35																																																																																																																																																																																																																																																									
D 0B	L 1B	H 2B	SP 3B																																																																																																																																																																																																																																																													
DAA* 37	CMA 3F	STC 17	CMC† 3F																																																																																																																																																																																																																																																													
RRC 07	RAC 0F	RAL 17	RAR 1F																																																																																																																																																																																																																																																													
A A7	B A0	C A1	D A2	E A3	H A4	L A5	M A6																																																																																																																																																																																																																																																									
A AF	B A8	C A9	D AA	E AB	H AC	L AD	M AE																																																																																																																																																																																																																																																									
A B7	B B0	C B1	D B2	E B3	H B4	L B5	M B6																																																																																																																																																																																																																																																									
A BF	B B0	C B1	D B2	E B3	H B4	L B5	M B6																																																																																																																																																																																																																																																									
ADI byte C8	ACI byte CE	SUI byte D8	SBI byte DE	AMI byte E8	RMI byte EE	OAI byte F8	CPI byte FE																																																																																																																																																																																																																																																									
JMP adr C1	JNZ adr C2	JZ adr CA	JNC adr DA	JC adr DA	JPE adr EA	JM adr FA	PCML E9																																																																																																																																																																																																																																																									
CALL adr CD	CNZ adr CA	CZ adr CC	CNC adr CA	CC adr DC	CPO adr EC	CP adr FA	CM adr FC																																																																																																																																																																																																																																																									
RET C9	RNZ C0	RZ C0	RNC C0	RC C0	RPO C0	RPE E8	RP F0	RM F8																																																																																																																																																																																																																																																								
0 C1	1 C2	2 D7	3 DF	4 E7	5 EF	6 F7	7 FF																																																																																																																																																																																																																																																									
PUSH H	PSW	POP B	D	H	PSW																																																																																																																																																																																																																																																											
OUT byte D3	IN byte DB																																																																																																																																																																																																																																																															
DI F3	EI F8	NOP 00	HLT 7E																																																																																																																																																																																																																																																													
RIM 20	SIM 30																																																																																																																																																																																																																																																															

## 8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE

OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC
00	NOP	28	DCX H	56	MOV O,M	81	AOC C	AD	XRA H	D7	RST 2
01	LXI B,D16	2C	INR L	57	MOV O,A	82	ADD D	AD	XRA L	D8	RC
02	STAX B	2D	DCR L	58	MOV E,B	83	ADD E	AE	XRA M	D9	-
03	INX B	2E	MVI L,D8	59	MOV E,C	84	ADD H	AF	XRA A	DA	JC Adr
04	INR B	2F	CMA	5A	MOV E,D	85	ADD L	80	ORA B	DB	IN D8
05	DCR B	30	SIM	5B	MOV E,E	86	ADD M	B1	ORA C	DC	CC Adr
06	MVI B,D8	31	LXI SP,D16	5C	MOV E,H	87	ADD A	B2	ORA D	DD	-
07	RLC	32	STA Adr	5D	MOV E,L	88	ADC B	B3	ORA E	DE	SBI D8
08	-	33	INX SP	5E	MOV E,M	89	ADC C	B4	ORA H	DF	RST 3
09	DAD B	34	INR M	5F	MOV E,A	8A	AOC D	B5	ORA L	E0	RPO
0A	LDAX B	35	DCR M	60	MOV H,B	8B	ADC E	B6	ORA M	E1	POP H
0B	DCX B	36	MVI M,D8	61	MOV H,C	8C	ADC H	B7	ORA A	E2	JPO Adr
0C	INR C	37	STC	62	MOV H,D	8D	AOC L	B8	CMP B	E3	XTHL
0D	DCR C	38	-	63	MOV H,E	8E	AOC M	B9	CMP C	E4	CPO Adr
0E	MVI C,D8	39	DAD SP	64	MOV H,H	8F	ADC A	BA	CMP D	E5	PUSH H
0F	RRC	3A	LDA Adr	65	MOV H,L	90	SUB B	BB	CMP E	E6	ANI D8
10	-	3B	DCX SP	66	MOV H,M	91	SUB C	BC	CMP H	E7	RST 4
11	LXI D,D16	3C	INR A	67	MOV H,A	92	SUB D	BD	CMP L	E8	RPE
12	STAX D	3D	DCR A	68	MOV L,B	93	SUB E	BE	CMP M	E9	PCHL
13	INX D	3E	MVI A,D8	69	MOV L,C	94	SUB H	BF	CMP A	EA	JPE Adr
14	INR D	3F	CMC	6A	MOV L,D	95	SUB L	C0	RNZ	EB	XCHG
15	DCR D	40	MOV B,B	6B	MOV L,E	96	SUB M	C1	POP B	EC	CPE Adr
16	MVI D,D8	41	MOV B,C	6C	MOV L,H	97	SUB A	C2	JNZ Adr	ED	-
17	RAL	42	MOV B,D	6D	MOV L,L	98	SBB B	C3	JMP Adr	EE	XRI D8
18	-	43	MOV B,E	6E	MOV L,M	99	SBB C	C4	CNZ Adr	EF	RST 5
19	DAD D	44	MOV B,H	6F	MOV L,A	9A	SBB D	C5	PUSH B	F0	RP
1A	LDAX D	45	MOV B,L	70	MOV M,B	9B	SBB E	C6	AOI D8	F1	POP PSW
1B	DCX D	46	MOV B,M	71	MOV M,C	9C	SBB H	C7	RST 0	F2	JP Adr
1C	INR E	47	MOV B,A	72	MOV M,D	9D	SBB L	C8	RZ	F3	DI
1D	DCR E	48	MOV C,B	73	MOV M,E	9E	SBB M	C9	RET Adr	F4	CP Adr
1E	MVI E,D8	49	MOV C,C	74	MOV M,H	9F	SBB A	CA	JZ	F5	PUSH PSW
1F	RAR	4A	MOV C,D	75	MOV M,L	A0	ANA B	CB	-	F6	ORI D8
20	RIM	4B	MOV C,E	76	HLT	A1	ANA C	CC	CZ Adr	F7	RST 6
21	LXI H,D16	4C	MOV C,H	77	MOV M,A	A2	ANA D	CD	CALL Adr	F8	RM
22	SHLD Adr	4D	MOV C,L	78	MOV A,B	A3	ANA E	CE	ACI D8	F9	SPHL
23	INX H	4E	MOV C,M	79	MOV A,C	A4	ANA H	CF	RST 1	FA	JM Adr
24	INR H	4F	MOV C,A	7A	MOV A,D	A5	ANA L	D0	RNC	FB	EI
25	DCR H	50	MOV D,B	7B	MOV A,E	A6	ANA M	D1	POP D	FC	CM Adr
26	MVI H,D8	51	MOV D,C	7C	MOV A,H	A7	ANA A	D2	JNC Adr	FD	-
27	DAA	52	MOV D,D	7D	MOV A,L	A8	XRA B	D3	OUT D8	FE	CPI D8
28	-	53	MOV D,E	7E	MOV A,M	A9	XRA C	D4	CNC Adr	FF	RST 7
29	DAD H	54	MOV D,H	7F	MOV A,A	AA	XRA D	D5	PUSH D	-	-
2A	LHLO Adr	55	MOV D,L	80	ADD B	AB	XRA E	D6	SUI D8	-	-

D8 = constant, or logical/arithmetic expression that evaluates to an 8 bit data quantity.

D16 = constant, or logical/arithmetic expression that evaluates to a 16 bit data quantity.

# ASCII Code Table



DECIMAL VALUE	HEXA-DECIMAL VALUE	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240
0	0	BLANK (NULL)	▶	BLANK (SPACE)	0	@	P	'	p	€	É	á	1/4	1/2	3/4	∞	≡
1	1	☺	◀	!	1	A	Q	a	q	ü	Æ	í	1/4	1/2	3/4	β	±
2	2	☹	↕	"	2	B	R	b	r	é	FE	ó	1/4	1/2	3/4	γ	≥
3	3	♥	!!	#	3	C	S	c	s	â	ô	ú				π	≤
4	4	♦	¶	\$	4	D	T	d	t	ä	ö	ñ				Σ	∫
5	5	♣	§	%	5	E	U	e	u	à	ò	Ñ				σ	∫
6	6	♠	■	&	6	F	V	f	v	å	û	ä				μ	÷
7	7	•	↓	'	7	G	W	g	w	ç	ù	o				τ	≈
8	8	•	↑	(	8	H	X	h	x	ê	ÿ	ï				Φ	°
9	9	○	↓	)	9	I	Y	i	y	ë	Ö	Γ				Θ	•
10	A	○	→	*	:	J	Z	j	x	è	Ü	Γ				Ω	•
11	B	♂	←	+	;	K	I	k	{	ï	ç	½				δ	√
12	C	♀	└	,	<	L	\	l		î	£	¼				∞	η
13	D	♪	↔	-	=	M		m	}	ï	¥	ı				∅	²
14	E	♫	▲	.	>	N	^	n	~	Ä	Pts	«				€	■
15	F	⚙	▼	/	?	O	_	o	Δ	Å	f	»				∩	BLANK FF'





# Pengkodan SN74LS138

Rajah pin keluaran dan simbolnya



Jadual fungsi

G1	G2	G3	A	B	C	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	1	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

LAMPIRAN

Table 1. Pin Description

Symbol	Type	Name and Function	Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>15</sub>	0	Address Bus: The most significant 8 bits of the memory address or the 8 bits of the IO address. 3-stated during Hold and Halt modes and during RESET.	READY	1	Ready: If READY is high during a read or write cycle, it indicates that the memory controller is ready to send or receive data. If READY is low, the CPU will wait an integral number of clock cycles (or READY to go high before completing the read or write operation. READY must conform to expected setup and hold times.
A <sub>16</sub> -A <sub>31</sub>	10	Memory Address: Address is bus: Lower 8 bits of the memory address (for IO address) appear on the bus during the first clock cycle (T state) of a machine cycle. It then becomes the data bus during the second and third clock cycles.	HOLD	1	Hold: Indicates that another master is requesting the use of the address and data buses. The CPU, upon receiving the hold request, will relinquish the use of the bus as soon as the completion of the current bus transfer. Internal processing can continue. The processor can regain the bus only after the HOLD is removed. When the HOLD is acknowledged, the Address, Data RD, WR, and I/O M lines are 3-stated.
ALE	0	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latches of peripherals. The falling edge of ALE is set to guarantee setup and hold times for the address information. The falling edge of ALE can also be used to strobe the status information. ALE is never 3-stated.	HOLD	0	HOLD Acknowledge: Indicates that the CPU has received the HOLD request and that it will relinquish the bus to the next clock cycle. HOLD goes low after the HOLD request is removed. The CPU takes the bus one half clock cycle after HOLD goes low.
S <sub>0</sub> , S <sub>1</sub> , and I/O M	0	Machine Cycle Status: S <sub>0</sub> : 0: 0 Status S <sub>1</sub> : 0: 1 Memory write 0: 0 Memory read 1: 0 IO write 1: 0 IO read 0: 1 Opcode latch 1: 1 Interrupt Acknowledge 0: 0 Halt X: X Hold X: X Reset X: X 3-state (high impedance) X: X Unspecified	INTR	1	Interrupt Request: Is used as a general purpose interrupt. It is sampled only during the second to last clock cycle of an instruction and during Hold and Wait states. It is inhibited from processing and an INTR will be issued. During the cycle a RESTART or CALL instruction can be inserted to jump to the interrupt service routine. The INTR is enabled and disabled by software. It is disabled by Read and immediately after an interrupt is accepted.
R <sub>0</sub>	0	Read Control: A low level on R <sub>0</sub> indicates the selected memory or IO device is to be read and that the Data Bus is available for the data transfer. 3-stated during Hold and Halt modes and during RESET.	INTA	0	Interrupt Acknowledge: Is used instead of (and has the same timing as) R <sub>0</sub> during the instruction cycle after an INTR is accepted. It can be used to acknowledge an 825A interrupt chip or some other interrupt port.
WR	0	Write Control: A low level on WR indicates the data on the Data Bus is to be written into the selected memory or IO location. Data is not latched during Hold and Halt modes and during RESET.	RST 5.5 RST 6.5 RST 7.5	1	Reset Interrupts: These three inputs have the same timing as INTR except they cause an internal RESTART to be automatically inserted.  The priority of these interrupts is ordered as shown in Table 2. These interrupts have a higher priority than INTR. In addition, they may be individually masked out using the SM instruction.

6-11

8085AH/8085AH-2/8085AH-1  
8-BIT HMOS MICROPROCESSORS

- Single +5V Power Supply with 10% Voltage Margins
- 3 MHz, 5 MHz and 6 MHz Selections Available
- 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
- 1.3 μs Instruction Cycle (8085AH); 0.8 μs (8085AH-2); 0.87 μs (8085AH-1)
- 100% Software Compatible with 8080A
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial In/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64K Bytes of Memory
- Available in 40-Lead Cerdip and Plastic Packages  
(See Packaging Spec, Order #251388)

The Intel® 8085AH is a complete 8 bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080A microprocessor, and it is designed to improve the present 8080A's performance by higher system speed. Its high level of system integration allows a minimum system of three IC's (8085AH CPU), 8156H (RAM/IO) and 8175SA (EPROM/IO) while maintaining total system expandability. The 8085AH-2 and 8085AH-1 are faster versions of the 8085AH.

The 8085AH incorporates all of the features that the 8224 (clock generator) and 8228 (system controller) provided for the 8080A, thereby offering a higher level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 8156H/8156H-2/8175SA memory products allow a direct interface with the 8085AH.




Figure 1. 8085AH CPU Functional Block Diagram




Figure 2. 8085AH Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Required. © INTEL CORPORATION, 1981

Table 1. Pin Description (Continued)

Symbol	Type	Name and Function	Symbol	Type	Name and Function
TRAP	I	Trap: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as INTR or RST 5.5-7.5. It is unaffected by any mask of interrupt Enable. It has the highest priority of any interrupt. (See Table 2.)	RESET OUT	O	Reset Out: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
RESET IN	I	Reset In: Sets the Program Counter to zero and resets the Interrupt Enable and HOLD flip-flops. The data and address buses and the control lines are 3-stated during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Schmitt-triggered input, allowing connection to an R-C network for power-on RESET delay (see Figure 3). Upon power-up, RESET IN must remain low for at least 10 ns after minimum V <sub>CC</sub> has been reached. For proper reset operation after the power-up duration, RESET IN should be kept low a minimum of three clock periods. The CPU is held in the reset condition as long as RESET IN is applied.	X <sub>1</sub> , X <sub>2</sub>	I	X <sub>1</sub> and X <sub>2</sub> : Are connected to a crystal, LC, or RC network to drive the internal clock generator. X <sub>1</sub> can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
			CLK	O	Clk: Clock output for use as a system clock. The period of CLK is twice the X <sub>1</sub> , X <sub>2</sub> input period.
			SID	I	Serial Input Data Line: The data on this line is loaded into accumulator bit 7 whenever a RIM instruction is executed.
			SOD	O	Serial Output Data Line: The output SOD is set or reset as specified by the SIM instruction.
			V <sub>CC</sub>		Power: +5 volt supply.
			V <sub>SS</sub>		Ground: Reference.

Table 2. Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branches To (1) When Interrupt Occurs	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

NOTES:

1. The processor pushes the PC on the stack before branching to the indicated address.
2. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.




Figure 3. Power-On Reset Circuit

FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/IO (8156H), and an EPROM/IO chip (8755A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose Registers; data pointer (HL)	8 bits x 6 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or IO data.

The 8085AH provides RD, WR,  $S_0$ ,  $S_1$ , and I/O/M signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. HOLD and all interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

INTERRUPT AND SERIAL I/O

The 8085AH has 5 interrupt inputs: INTR, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTR is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are high level-sensitive like INTR and INT on the 8080 and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/8085 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPs) until an EI instruction is executed.

Table 1. Pin Description

Symbol	Type	Name and Function
RESET	I	Reset: Pulse provided by the $\overline{RESET}$ pin initializes the system (connect to 8085AH RESET OUT). Input High on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be two 8085AH clock cycle times.
AD <sub>0-7</sub>	I/O	Address/Data: 8-bit Address/Data lines that interface with the CPU (see 8-bit Address/Data Bus). The 8-bit address is latched into the address latch on the falling edge of ALE. The 8-bit data is either for the memory location or the I/O location depending on the IO/M input signal.
CE or $\overline{CE}$	I	Chip Enable: On the 8155H, this pin is $\overline{CE}$ and is ACTIVE LOW. On the 8155H-2, this pin is CE and is ACTIVE HIGH.
$\overline{RD}$	I	Read Control: Input low on this line with the Chip Enable active enables AD <sub>0-7</sub> buffers. If IO/M pin is low, the RAM contents will be read out to the AD bus. Otherwise, the contents of the selected I/O port or command/status registers will be read to the AD bus.
$\overline{WR}$	I	Write Control: Input low on this line with the Chip Enable active enables the data on the Address/Data bus to be written to the RAM or I/O ports and Command/Status registers, depending on IO/M.
ALE	I	Address Latch Enable: This control signal latches both the address on the AD <sub>0-7</sub> lines and the state of the Chip Enable and IO/M into the chip at the falling edge of ALE.
IO/M	I	I/O Summary: Selects memory if low and I/O and Command/Status registers if high.
PC <sub>0-7</sub> (B)	I/O	Port A: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC <sub>0-7</sub> (B)	I/O	Port B: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC <sub>0-7</sub> (B)	I/O	Port C: These 8 pins can function as either input port, output port, or bidirectional ports for PA and PB. Programming is done through the command register. When PC <sub>0-7</sub> are used as control signals, they will provide the following: PC <sub>0</sub> - A INTX (Port A Interrupt) PC <sub>1</sub> - AGT (Port A Buffer Full) PC <sub>2</sub> - A STB (Port A Strobe) PC <sub>3</sub> - B INTX (Port B Interrupt) PC <sub>4</sub> - B STB (Port B Buffer Full) PC <sub>5</sub> - B STB (Port B Strobe)
TIMER IN	I	Timer Input: Input to the counter-timer.
TIMER OUT	O	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
V <sub>CC</sub>		Voltage: +5 volt supply.
V <sub>SS</sub>		Ground: Ground reference.

**FUNCTIONAL DESCRIPTION**

The 8155H/8156H contains the following:

- 2K-Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 8-bit I/O port (PC)
- 14-bit timer-counter

The IO/M (IO/Memory Select) pin selects either the five registers (Command, Status, PA<sub>0-7</sub>, PB<sub>0-7</sub>, PC<sub>0-7</sub>) or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input CE or  $\overline{CE}$ , and IO/M are all latched on-chip at the falling edge of ALE.




Figure 3. 8155H/8156H Internal Registers

6-27

**8155H/8156H/8155H-2/8156H-2  
2048-BIT STATIC HMOS RAM  
WITH I/O PORTS AND TIMER**

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Compatible with 8085AH and 8088 CPU
- Multiplexed Address and Data Bus
- Available in EXPRESS
- Standard Temperature Range
- Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-channel, depletion load, silicon gate technology (HMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU.

The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode. A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.




Figure 1. Block Diagram




Figure 2. Pin Configuration

8155H/8156H-2 • 8155H/8156H-1 • 81

Intel Corporation assumes no responsibility for the size of any circuit other than exactly Embodiment as illustrated. No other circuit parameters are implied. © INTEL CORPORATION 1981 6-26






Figure 4. 8155H/8156H On-Board Memory Read/Write Cycle

**PROGRAMMING OF THE COMMAND REGISTER**

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer.

The command register contents can be altered at any time by using the I/O address XXXXX000 during a WRITE operation with the Chip Enable active and IO/M = 1. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

**READING THE STATUS REGISTER**

The status register consists of seven latches, one for each bit; six (0-5) for the status of the ports and one (6) for the status of the timer.

The status of the timer and the I/O section can be polled by reading the Status Register (Address XXXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is used




Figure 5. Command Register Bit Assignment




Figure 6. Status Register Bit Assignment

**INPUT/OUTPUT SECTION**

The I/O section of the 8155H/8156H consists of five registers: (See Figure 7.)

• **Command/Status Register (C/S)** — Both registers are assigned the address XXXXX000. The C/S address serves the dual purpose.

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XXXXX000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD<sub>0-7</sub> lines.

• **PA Register** — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the command, this port can operate in either the basic mode or the strobed mode (See timing diagram). The I/O pins assigned in relation to this register are PA<sub>0-7</sub>. The address of this register is XXXXX010.

• **PB Register** — This register functions the same as PA Register. The I/O pins assigned are PB<sub>0-7</sub>. The address of this register is XXXXX010.

• **PC Register** — This register has the address XXXXX011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD<sub>2</sub> and AD<sub>3</sub> bits of the C/S register.

When PC<sub>0-5</sub> is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:

CONTROL	INPUT MODE	OUTPUT MODE
BF	Low	Low
INTR	Low	High
STB	Input Control	Input Control




Figure 7. I/O Port and Timer Addressing Scheme

Figure 8 shows how IO PORTS A and B are structured within the 8155H and 8156H:




Figure 8. 8155H/8156H Port Functions

The counter in the 8155H is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the CS register.

Please note that the timer circuit on the 8155H/8156H chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by two's twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 (binary) or 2 (decimal). For the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8085AH be used. After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

1. Stop the count
2. Read in the 16-bit value from the count length registers
3. Reset the upper two mode bits
4. Reset the carry and rotate right one position all 16 bits through carry
5. If carry is set, add 1/2 of the full original count (1/2 full count - 1 if full count is odd).

Note: If you started with an odd count and you read the count length register before the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155H/8156H always counts out the right number of pulses in generating the TIMER OUT waveforms.

Bits 6-7 TM2 and TM1 of command register contents are used to start and stop the counter. There are four commands to choose from:

TM2	TM1	
0	0	NOP - Do not affect counter operation
0	1	STOP - NOP if timer has not started, stop counting if the timer is running.
1	0	STOP AFTER TC - Stop immediately after present TC is reached (NOP if timer has not started).
1	1	START - Load mode and CNT length and start immediately after loading if timer is not presently running. If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (low) half-cycle, as shown in Figure 12.




Figure 12. Asymmetrical Square-Wave Output Resulting from Count of 9

Table 2. Port Control Assignment

Pin	ALT 1	ALT 2	ALT 3	ALT 4
PC0	Input Port	Output Port	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)
PC1	Input Port	Output Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)
PC2	Input Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)
PC3	Input Port	Output Port	B INTR (Port B Interrupt)	B INTR (Port B Interrupt)
PC4	Input Port	Output Port	Output Port	B BF (Port B Buffer Full)
PC5	Input Port	Output Port	Output Port	B STB (Port B Strobe)

TIMER SECTION

The timer is a 16-bit down-counter that counts the TIMER IN pulses and provides either a square wave of pulse when terminal count (TC) is reached.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register. (See Figure 7).

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 of the high order count register will specify the length of the count and bits 14-15 of the high order register will specify the timer output mode (see Figure 10). The value loaded into the count length register can have any value from 2H through 3FFFH in Bits 0-13.




Figure 10. Timer Format

There are four modes to choose from: M2 and M1 define the timer mode, as shown in Figure 11.




Figure 11. Timer Modes

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

The outputs of the 8155/8156 are "glitch-free" meaning that you can write a "1" to a bit position that was previously "1" and the level at the output pin will not change.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be loaded by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the 8155/8156 is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When in the ALT 1 or ALT 2 modes, the bits of PORT C are structured like the diagram above in the simple input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Figure 9 shows how the 8155/8156 I/O ports might be configured in a typical MCS-85 system.




Figure 9. Example: Command Register = 00111001

8755A/8755A-2



### 8755A/8755A-2 16,384-BIT EPROM WITH I/O

- 2048 Words x 8 Bits
- Single +5V Power Supply (V<sub>CC</sub>)
- Directly Compatible with 8085A and 8088 Microprocessors
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch
- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP
- Available in EXPRESS - Standard Temperature Range - Extended Temperature Range

The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8085AH and IAPX 86 microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8085AH CPU.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the 5 MHz 8085AH-2 and the 5 MHz IAPX 86 microprocessor.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Table 1. Pin Description

Symbol	Type	Name and Function	Type	Name and Function
ALE	1	Address Latch Enable: When Address Latch Enable goes high, AD <sub>0-7</sub> , RD, CE <sub>1</sub> , and CE <sub>2</sub> enter the address latches. The signals (AD, IOW, RD, CE <sub>1</sub> , CE <sub>2</sub> ) are latched in at the falling edge of ALE.	0	Ready is a 3-state output controlled by RD, CE <sub>1</sub> , ALE and CLK. READY is forced low when the Chip Enable is active during the time ALE is high, and remains low until the rising edge of the next CLK. (See Figure 6.)
AD <sub>0-7</sub>	1	Multiplexed Address/Data Bus: The lower 8-bits of the PROM or I/O address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B is selected based on the latched value of AD <sub>0-7</sub> . If RD or IOR is low when the latched Chip Enable are active, the output buffers present data on the bus.	IO	Port A: These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enable are active and IOR is low and a 0 was previously latched from AD <sub>0-7</sub> . Read Operation is selected by either RD low and active Chip Enable and AD <sub>0-7</sub> low or IOW high and RD low active Chip Enable and AD <sub>0-7</sub> high.
A <sub>8-10</sub>	1	Address Bus: These are the high order bits of the PROM address. They do not affect I/O operations.	IO	Port B: This general purpose I/O port is identical to Port A, except that it is selected by a 1 latched from AD <sub>0-7</sub> and IOW.
PROGRAM, CE <sub>1</sub>	1	Chip Enable Inputs: CE <sub>1</sub> is active low and CE <sub>2</sub> is active high. The 8755A can be accessed only when both Chip Enable are active at the time the ALE signal latches them up. If either Chip Enable input is not active, the AD <sub>0-7</sub> and READY outputs will be in a high impedance state. CE <sub>2</sub> is also used as a programming pin. (See section on programming.)	1	RESET: In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
IOW	1	IO Memory: If the latched IOW is high when RD is low, the output data comes from the PROM.	1	IOR: In normal operation, an input active, a low on IOR will output the selected I/O port onto the AD bus. IOR low performs the same function as the combination of RD high and RD low. When IOR is not used in a system, IOR should be tied to V <sub>CC</sub> ("1").
RD	1	Read: If the latched Chip Enable are active when RD goes low, the AD <sub>0-7</sub> output buffers are enabled and output either the selected PROM location or I/O port. When both RD and IOR are high, the AD <sub>0-7</sub> output buffers are disabled.	VCC	Power: +5 volt supply.
IOW	1	I/O Write: If the latched Chip Enable are active, a low on IOW enables the output port selected by the latched value of AD <sub>0-7</sub> to write data to the data on AD <sub>0-7</sub> . The state of IOW is ignored.	VSS	Ground: Reference.
CLK	1	Clock: The CLK is used to force the READY into its high impedance state after it has been forced low by CE <sub>1</sub> , low, CE <sub>2</sub> high, and ALE high.	VDD	Program Supply: VDD is a programming voltage, and must be tied to VCC when the 8755A is being read.

Intel Corporation Assumes No Responsibility for the Use of Any Copying Other Than That Which is Explicitly Permitted in this Product. No Other Copying Permitted. Copyright © 1980 Intel Corporation, 1980

# LAMPIRAN

8755A/8755A-2

## SYSTEM APPLICATIONS

**System Interface with 8085AH and IAPX 86**

A system using the 8755A can use either one of the two I/O interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both CE<sub>2</sub> and CE<sub>1</sub>. By using a combination of unused address lines A<sub>11-15</sub> and the Chip Enable Input, the 8085AH system can use up to 5 each 8755As without requiring a CE decoder. See Figure 4a and 4b.

If a memory mapped I/O approach is used the 8755A will be selected by the combination of both the Chip Enables and I/O<sub>M</sub> using AD<sub>15-15</sub> address lines. See Figure 3.




Figure 3. 8755A in 8085AH System (Memory-Mapped I/O)

intel

## ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000-4000Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 8755A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755A window to prevent unintentional erasure.

The recommended erasure procedure for the 8755A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000μW/cm<sup>2</sup> power rating. The 8755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filler on their tubes and this filler should be removed before erasure.

## PROGRAMMING

Initially, and after each erasure, all bits of the EPROM portions of the 8755A are in the "1" state. Information is introduced by selectively programming "0" into the designated bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755A can be programmed on the Intel Universal PROM Programmer (UPP), and the PROMPT-80/85 and PROMPT-48<sup>®</sup> design aids. The appropriate programming modules and adapters for use in programming both 8755As and 8755S are shown in Table 1.

The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle) "Vpp" should be at +5V.

Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 7.

8755A/8755A-2

## FUNCTIONAL DESCRIPTION

### PROM Section

The 8755A contains an 8-bit address latch which allows it to interface directly to MCS-48, MCS-85 and IAPX 88/10 microcomputers without additional hardware.

The PROM section of the chip is addressed by the 11-bit address and the Chip Enables. The address, CE<sub>1</sub>, and CE<sub>2</sub> are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and I/O<sub>M</sub> is low when RD goes low, the contents of the PROM location addressed by the latched address are put out on the AD<sub>0-7</sub> lines (provided that V<sub>pp</sub> is tied to V<sub>cc</sub>).

### I/O Section


The I/O section of the chip is addressed by the latched value of AD<sub>0-1</sub>. Two 8-bit Data Direction Registers (DDR) in 8755A determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port bit is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8755A are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

AD <sub>1</sub>	AD <sub>0</sub>	Selection
0	0	Port A
0	1	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When IOW goes low and the Chip Enables are active, the data on the AD<sub>0-7</sub> is written into I/O port selected by the latched value of AD<sub>0-1</sub>. During this operation all I/O bits of the selected port are assigned, regardless of their I/O mode and the state of I/O<sub>M</sub>. The actual output level does not change until IOW returns high. Glitch free output.

A port can be read out when the latched Chip Enables are active and either RD goes low with I/O<sub>M</sub> high or IOR goes low. Both input and output mode bits of a selected port will appear on lines AD<sub>0-7</sub>.

To clarify the function of the I/O Ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.



Note that hardware RESET or writing a zero to the DDR latch will cause the output latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to putting the port in the input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

TABLE 1. 8755A PROGRAMMING MODULE CROSS REFERENCE

MODULE NAME	USE WITH
UPP 965	UPP(4)
UPP 9P2/21	UPP 85S
PROMPT 975	PROMPT 80/85(3)
PROMPT 475	PROMPT 48(1)

NOTES:

1. Described on p. 13-34 of 1978 Data Catalog.
2. Special adaptor socket.
3. Described on p. 13-39 of 1978 Data Catalog.
4. Described on p. 13-71 of 1978 Data Catalog.


intel

6-41

6-40

# RAJAH PIN LUAR CIP DAC0808, ADC 0801, DAN RAM STATIK 2114

DAC0808



ADC0801

