

**A 5.0 GHz ACTIVE INDUCTOR CURRENT
CONTROLLED OSCILLATOR**

by

CHAKARAVARTY D RAJAGOPAL

**Thesis submitted in fulfillment of the
requirements for the degree of
Doctor of Philosophy**

July 2018

ACKNOWLEDGEMENT

It has been a great privilege to be a Doctorate student in the School of Electrical and Electronic School at Universiti Sains Malaysia. My experience here is full of opportunities to learn from faculties and students that are experts in the field. In addition, family and friends outside of the department have also been an important part of my life. Therefore, I would like to directly thank those people who are particularly instrumental in contributing to my experience at USM.

First and foremost, I would like to thank my advisor, Professor Dr. Othman Sidek for his invaluable guidance throughout my graduate career. His wealth of knowledge in the integrated circuit and system designs has assisted me in identifying the critical and interesting issues of research. His professionalism has inspired me to continuously challenge myself to reach new levels. I look up to him as an excellent research advisor. My sincere thanks and gratitude goes also to Assoc.Prof. Dr. Norlaili for taking over as my supervisor due to the retirement of Prof.Othman. Dr.Laili has tremendously provided help in re-reviewing my thesis in detail. Shukri Bin Korakkotthil Kunhi Mohd, a Senior Research Officer in CEDEC USM has also provided help with the Cadence Tool. My sincere Thanks to him as well.

Following in my appreciation list, is my employer, Intel Technologies, who have sponsored my study on the fees schedule and the travel expenses for the duration of my candidature. I would also like to thank the staff at CEDEC for enabling me to use the CAD Tools and provide EDA support. I should also not forget to thank Silterra Penang for providing the 180 nm CMOS process parameters to help with design simulation.

Finally, I am grateful to my son, Karthigeyan R Chakaravarty, who has been my spiritual motivation, who made me to work on my study to its completeness aggressively. Thanks to him.

All-in-all, my experience at USM has been tremendous. For people who have graduated from this department, I am sure that you would agree with me. For those who are currently working toward a degree, you may not see the fruit of your efforts at the moment, but I can assure you that it will come. For those who are interested in USM for graduate school, I encourage you to consider it seriously.

My acknowledgements would not be complete without expressing my gratitude towards God. I feel very fortunate to come to know Him during my undergraduate and graduate years at USM and have continually been blessed by His endless love ever since. He is the true shepherd of my life.

TABLE OF CONTENTS

	Page
ACKNOWLEDGEMENT	ii
TABLE OF CONTENTS	iv
LIST OF TABLES	viii
LIST OF FIGURES	ix
LIST OF SYMBOLS	xii
LIST OF ABBREVIATIONS	xiv
ABSTRAK	xv
ABSTRACT	xvii
CHAPTER ONE: INTRODUCTION	
1.0 Background	1
1.1 Problem Statements	4
1.2 Objectives	5
1.3 Thesis Scope	5
1.4 Thesis Outline	6
CHAPTER TWO: OSCILLATOR FUNDAMENTALS AND LITERATURE REVIEW	
2.0 Introduction	8
2.1 Oscillator Parameters and Specifics	9
2.2 Oscillator Basics and Fundamentals for Determining Frequency of Oscillation	11
2.2.1 Ring Oscillators	13
2.2.2 LC Tank Oscillators	14
2.3 Circuit Techniques for Achieving Higher Oscillator Frequency	17

2.3.1	Raman 3-Stage Differential Delay Oscillator	18
2.3.2	Park-Kim Differential Delay Oscillator	20
2.4	Oscillator Circuit with Frequency Range Tuning Capability	21
2.5	Phase Noise Basics	22
2.5.1	Phase Noise Measurement	25
2.6	Power Consumption	26
2.7	Work by Others	27
2.7.1	LC Tank Oscillators	28
2.7.2	Ring Oscillators	32
2.8	Active Inductor	37
2.9	Current versus Voltage Controlled Oscillator	40
2.10	Summary	42

CHAPTER THREE: CURRENT CONTROLLED OSCILLATOR WITH ACTIVE INDUCTOR DESIGN METHODOLOGY

3.0	Introduction	44
3.1	Design Flow	46
3.2	Active Inductor Design	47
3.3	Current Source Circuit	49
3.4	Negative Skewed Delay Scheme	50
3.4.1	Realizing Conceptual Negative Skew	52
3.5	Differential Delay Cell	54
3.5.1	Implemented Differential Delay Cell	55
3.6	Dual Delay Path Scheme	56
3.7	Differential Delay Cell with Active Inductor	58

3.7.1	Differential Dual Delay Cell with Active Inductor Operation	59
3.8	CCO with Active Inductor Architecture	63
3.9	Schematics and Layout for Simulation	67
3.10	Summary	76

CHAPTER FOUR: RESULTS AND DISCUSSION

4.0	Simulation Environment	77
4.1	Passive versus Active Inductors in Delay Cell	78
4.2	Current versus Voltage Supply in Ring Oscillator	80
4.3	Conventional versus Negative Skew Delay Ring Oscillators	80
4.4	5-Stage CCO with Active Inductor Simulation Results	82
4.4.1	I_{DD} Trade-Off with Oscillation Frequency and Phase Noise	85
4.5	Performance Comparison with Work by Others	88
4.5.1	Oscillation Frequency	90
4.5.2	Tuning Range of Frequency	90
4.5.3	Phase Noise	91
4.5.4	Power Consumption	91
4.5.5	Oscillator Figure of Merit	91
4.6	Summary	92

CHAPTER FIVE: CONCLUSIONS AND FUTURE IMPROVEMENTS

5.0	Conclusions	94
5.1	Future Improvements	96

REFERENCES	98
LIST OF PUBLICATIONS	103

LIST OF TABLES

	Page
Table 2.1 Wireless applications and allocated frequency band	10
Table 2.2 Comparison on LC tank oscillators by others	28
Table 2.3 Comparison of CMOS ring oscillators by others	32
Table 3.1 Design specification goals	45
Table 3.2 Cox and μ_n values	63
Table 3.3 List of component values	67
Table 4.1 Simulation environment details	77
Table 4.2 Pre-layout simulation results of phase noise at 1 MHz offset in voltage mode and current mode.	80
Table 4.3 Post-layout simulated oscillation frequency and phase noise (@1 MHz offset) and output power of the CCO with active inductor for various I_{DD}	85
Table 4.4 Post-layout PVT simulation	88
Table 4.5 Performance comparison of this work against others	89

LIST OF FIGURES

		Page
Figure 2.1	Typical PLL diagram	8
Figure 2.2	Simple feedback system	12
Figure 2.3	Three stage ring oscillator	13
Figure 2.4	(a) Simple LC circuit (b) Equivalent parasitic resistance in parallel	14
Figure 2.5	Inductor with parasitic (a) Series resistance (b) Parallel resistance	15
Figure 2.6	Simple RLC gain stage	16
Figure 2.7	(a) Cascade of two simple gain stages (b) Redraw of (a)	16
Figure 2.8	Differential pair with tail current source and RLC loads	17
Figure 2.9	Raman 3-stage oscillator	19
Figure 2.10	Park-Kim oscillator	20
Figure 2.11	(a) A simple differential delay (b) Improved differential delay	21
Figure 2.12	Phase noise in oscillator	22
Figure 2.13	Generic wireless transceiver	23
Figure 2.14	Effect of phase noise	24
Figure 2.15	LC tank oscillator	24
Figure 2.16	Phase noise diagram with key parameters	26
Figure 2.17	Circuit design of works listed in Table 2.2	31
Figure 2.18	Circuit design of works listed in Table 2.3	35
Figure 2.19	Delay cell with passive inductor load	38
Figure 2.20	Spiral inductors (a) Model (b) Single layer spiral inductors (c) Multiple layer spiral inductors	39

Figure 2.21	Delay cell with active inductor load	40
Figure 2.22	Conventional ring oscillators with connections for voltage mode and current mode supply	42
Figure 3.1	Design flow of proposed work	46
Figure 3.2	(a) Simplified active inductor (b) Small signal equivalent	48
Figure 3.3	Current source circuit	49
Figure 3.4	Schematic of the conceptual negative skewed delay cell	51
Figure 3.5	Transition operations of the conventional delay cell and negative skewed delay cell	52
Figure 3.6	Conventional 5-stage ring oscillator	53
Figure 3.7	5-Stage ring oscillators implementing negative skew delay path	54
Figure 3.8	Simple differential delay cell	56
Figure 3.9	Dual delay path differential delay cell	57
Figure 3.10	Five stage dual delay path ring oscillator implementing negative skew delay	58
Figure 3.11	Differential dual delay cell with active inductor	59
Figure 3.12	RLC network and Small signal model	61
Figure 3.13	Five stage dual delay path ring oscillator implementing negative skew delay technique and current mode supply	63
Figure 3.14	Ring oscillator core schematics	68

Figure 3.15	Ring oscillator core layout	69
Figure 3.16	Active inductor schematics	70
Figure 3.17	Active inductor layout	71
Figure 3.18	Current source schematics	72
Figure 3.19	Current source layout	73
Figure 3.20	CCO with active inductor schematics	74
Figure 3.21	CCO with active inductor layout	75
Figure 4.1	Passive versus Active inductor delay cells	79
Figure 4.2	Output response of delay cell	79
Figure 4.3	Comparisons of outputs of normal oscillator and negative skewed oscillator	81
Figure 4.4	CCO output - 3.87 GHz with -80.75 dBc/Hz at 1 mA	82
Figure 4.5:	CCO output - 4.01 GHz with -86.47 dBc/Hz at 2 mA	83
Figure 4.6:	CCO output - 4.88 GHz with -96.22 dBc/Hz at 3 mA	83
Figure 4.7:	CCO output - 5.02 GHz with -98.84 dBc/Hz at 4 mA	84
Figure 4.8:	CCO output - 5.56 GHz with -108.6 dBc/Hz at 5 mA	84
Figure 4.9:	CCO output -5.81 GHz with -113.2 dBc/Hz at 5.5 mA	85
Figure 4.10	Phase noise and frequency results on various PVT	87

LIST OF SYMBOLS

ω	Resonant frequency , carrier frequency
ω_m	Offset frequency
φ	Phase shift
A_{DC}	DC gain of CMOS transistor
C	Generic capacitance
C_{gs}	Gate to Source capacitance
C_{gd}	Gate to Drain capacitance
L	Inductance
C_p	Parallel capacitance
C_s	Series Capacitance
L_p	Parallel Inductance
L_s	Series Inductance
F_t	Frequency of CMOS unit current gain
C_{ox}	Oxide capacitance
P_{RF}	RF power
PN	Phase noise level
Q	Quality factor
Q_0	Unloaded quality factor
R	Generic resistance
r_g	Gate resistance
R_p	Parallel Resistance
R_s	Series resistance
r_{ds}	Drain to source resistance
g_m	Transconductance

I_B	Bias current
I_D	DC Drain Current
i_d	AC Drain current
T_d	Delay through delay cell
g_{ds}	Small Signal Output Conductance

LIST OF ABBREVIATIONS

CCO	Current Controlled Oscillator
CMOS	Complementary Metal Oxide Semiconductor
DLL	Delay Locked Loop
FOM	Figure of Merit
GHz	Giga Hertz
LC	Inductance Capacitance
LO	Local Oscillator
MHz	Mega Hertz
MICS	Medical Implantable Communication Service
NMOS	n-channel Metal Oxide Semiconductor
PMOS	p-channel Metal Oxide Semiconductor
PLL	Phase Locked Loop
RLC	Resistance Inductance Capacitance
VCO	Voltage Controlled Oscillator

PENGAYUN TERKAWAL ARUS INDUKTOR AKTIF 5.0 GHz

ABSTRAK

Permintaan untuk komunikasi tanpa-wayar dalam bidang suara dan data telah berkembang pesat. Tahap integrasi sistem pemancar-penerima radio frekuensi (RF) telah menjadi sangat rumit dan usaha untuk menangani hal ini telah meningkat hampir secara eksponen. Komunikasi RF pada masa kini memerlukan sistem yang amat pantas untuk aplikasi-aplikasi laju seperti 4G and 5G, julat penalaan yang lebar bagi pelbagai aplikasi, ralat masa yang minimum dan kos yang rendah. Pengayun memainkan peranan yang mustahak dalam menentukan kualiti sistem perhubungan RF. Kebanyakan pengayun adalah berdasarkan voltan dan dikenali sebagai VCO (Voltage Controlled Oscillator) dan terdiri terutamanya daripada dua jenis, iaitu pengayun tangki LC dan bukan tangki LC. Yang pertama amat baik untuk hingar-fasa yang rendah disebabkan penggunaan induktor pasif. Yang kedua seperti pengayun cincin adalah jauh lebih kecil saiznya daripada tangki LC, dan dengan itu lebih rendah kosnya, tetapi mempunyai hingar-fasa yang lebih tinggi. Walau bagaimanapun, sumber arus menjadi lebih popular dan digunakan dalam pengayun untuk membentuk pengayun terkawal arus (CCO) disebabkan oleh frekuensi yang lebih laju berbanding sumber voltan. Dengan itu, matlamat projek ini adalah untuk mereka pengayun terkawal arus yang boleh menjana frekuensi tengah 5 GHz, julat penalaan 500 MHz dan hingar-fasa yang lebih baik dari -110 dBc/Hz dengan menggunakan induktor aktif. Untuk menzahirkan konsep yang dicadangkan, pengayun cincin 5-peringkat dengan induktor aktif yang dikawal oleh litar mod arus telah direka bentuk dan disimulasi menggunakan teknologi CMOS 180 nm daripada Silterra. Projek ini diteruskan dengan

mengesahkan dan membuat penambahbaikan kepada parameter prestasi asas reka bentuk pengayun tempatan yang menggabungkan laluan dwi lengah, lengah pencong negatif, sumber arus, transistor terganggu silang dan induktor aktif. Analisis dilakukan tentang bagaimana transistor terganggu silang memainkan peranan dalam mempengaruhi corak operasi frekuensi yang tersendiri. Keputusan simulasi menunjukkan bahawa frekuensi operasi maksima pengayun adalah pada 5.81 GHz. Transistor MOS terganggu silang dan induktor aktif dikawal oleh sumber arus telah membantu dalam memperbaiki hingar-fasa dan frekuensi pengayun. Pelbagai keputusan simulasi menunjukkan bahawa julat frekuensi pengayun 5-peringkat ini adalah antara 3.87 GHz hingga 5.81 GHz. Parameter kritikal sesuatu pengayun, iaitu hingar-fasa, ialah -113.2 dBc/Hz pada offset 1 MHz dengan frekuensi tengah 5.81 GHz. Prestasi reka bentuk baru ini telah meningkat, secara umum, sebanyak 36% bagi frekuensi manakala 8% bagi hingar-fasa, apabila dibandingkan dengan topologi bukan tangki LC. Selain daripada frekuensi dan hingar-fasa, kuasa-keluaran dan saiz reka bentuk ini adalah 9.41 dBm dan 0.22 mm² masing-masing. Ini merupakan peningkatan sebanyak 53% bagi kuasa-keluaran dan 33% bagi saiz apabila dibandingkan dengan topologi bukan tangki LC. Kesimpulannya, reka bentuk ini berjaya mencapai sasaran-sasaran yang telah ditetapkan pada permulaan penyelidikan ini.

A 5.0 GHz ACTIVE INDUCTOR CURRENT CONTROLLED OSCILLATOR

ABSTRACT

The demand for wireless communications in the field of voice and data has rapidly grown. The integration level of Radio Frequency (RF) transceiver systems have become very intricate and efforts to deal with this has risen almost exponentially. Communications nowadays require system with extreme speeds to cater for high speed applications such as 4G and 5G, wider tuning range to cater for variety of applications, minimal timing errors and lower cost. Oscillators play the key role in determining the quality of the RF communications system. Most oscillators are voltage based and known as Voltage Controlled Oscillator (VCO) and comes mainly in two types, which are LC Tank Oscillators and Non LC-Tank Oscillators. The former is very good for lower phase noise due the usage of passive inductor. The latter such as ring oscillators are much smaller in size than LC-Tank, thus lower cost, but exhibit much higher phase noise. However, current sources are becoming more popular and employed in oscillator to form Current Controlled Oscillator (CCO) due to its higher frequency as compared to voltage source. Hence the goal has been put forth to design a CCO that produces 5 GHz center frequency, tuning range of 500 MHz and with phase noise better than -110 dBc/Hz by employing active inductor. To demonstrate the proposed concept, 5-stage ring oscillator with active inductor design controlled by a current-mode circuit, were designed and ran through simulation using 180 nm CMOS technology provided by Silterra. The work proceeds to validate and make improvements to the fundamental performance parameters of a local oscillator design that incorporates dual delay path, negative skewed delay, current source, cross-coupled

transistors and active inductor. Analysis were done on how the cross-coupled transistors play a role in affecting the distinctive frequency operation pattern. Results from the simulation show that the oscillator's maximum frequency obtained without distortion is 5.81 GHz. The cross coupled MOS transistors and active inductor controlled by current source aided well in improving the oscillator's phase noise and frequency. Various simulation results show that the frequency range of this 5-stage oscillator runs between 3.87 GHz to 5.81 GHz. The critical parameter of any oscillator, which is the phase noise, is -113.2 dBc/Hz at 1 MHz offset with a center frequency of 5.81 GHz. The performance of this new design has improved, in general, about 36% on the frequency while 8% on the phase noise as compared with the non-LC Tank topology. Apart from the frequency and phase noise, the output power and size of this design is 9.41 dBm and 0.22 mm² respectively. This is an improvement of 53% on the output power and 33% on the size when comparing with the non-LC Tank topology. Conclusively this design has successfully achieved the goals set forth for this research.

CHAPTER ONE

INTRODUCTION

1.0 Background

In this era, most of modern communication systems' timing information, be it in the form of clock signals or oscillator signals, it plays a very critical role in the system's performance. Clock or oscillator signals, in most of such applications, are in fact used to drive sampling circuits or mixers. This is because the instant variations in the sampling, no matter systematic or random are very crucial performance parameters. Local oscillator provides the timing information for some systems. At times the timing information is provided by timing source that is from external source. When this happens, it's critical to minimize the timing errors. This cannot be done without minimizing the noise from the buffering and distribution of clocks in the whole system. Quite a numerous different applications possibly require a clock that is local, having different frequency or different phase. Such requirements can only be delivered by a Phase-Locked-Loop (PLL) or circuits that a very similar to PLL. As explained earlier, minimizing the timing error in such PLL systems should be the primary focus. For this, a very careful attention in understanding all of the noise sources within the PLL and its interacting circuits as a whole is extremely crucial. Due to this very reason, PLL applications are very complex and challenging in achieving superior performance level. Timing error sources are the worst enemy in PLL systems but employing correct techniques will help to alleviate or minimize the issues. PLL is used for data and clock recovery in systems such as disk drive, optical communication and local area networks.

There are also some other systems that use PLL for synthesizing the frequency. These systems include radio receivers and transmitters. Microprocessors, Digital Signal Processors and Network routers are more complex systems in which the clocks are synchronized, primarily to minimize clock-skew, using either a PLL or DLL (Delay-Locked-Loop). Timing errors are often known as timing uncertainty in communication systems and it comes in several types. However, the most important one is the phase noise, also known as timing jitter. It is nothing but the sampling error or more precisely the random variations in the sampling phase of a signal. The source for this phase noise/timing jitter is the $1/f$ and thermal noise in the active and passive devices that are part of PLL system's components, particularly the voltage-controlled-oscillator (VCO).

Another source for this sampling phase systematic variations is the AC variation that happens in phase. This is called spurious tones. This occurs when signals inject through the other parts of the circuit. Phase shift/drift or frequency offset can be caused by abrupt changes in the substrate. Advanced circuit methods or techniques are often employed to minimize these noise sources. However, the performance of such advanced circuits get limited by thermal noise of the device, which is very fundamental in RF systems. To offset or overcome the noise effect and to boost the optimal performance of RF applications of frequency synthesis, a Low-Phase-Noise oscillator provides the rescue. This kind of oscillator often formed by an external resonator which is nothing but a high quality factor ("Q") varactor tuned LC-tank. Nevertheless, most RF applications are now desiring a conventional oscillator that is fully-monolithic. Monolithic designs integrate a large numbers of transistors built on single semiconductor base material making it much smaller in magnitude but faster and

cheaper of those discrete electronic components. But it brings its own set of issues because the timing errors described above is now more prone to occur and can easily be generated from various means and becomes a bigger threat. The high-Q external resonator that was once the problem solver can no longer now be used. Designing a monolithic oscillator becomes more difficult and complex. New circuit techniques such as using current source instead of voltage source, active inductor as opposed to passive inductor need to be implemented on chip to tackle these problems.

Voltage-controlled delay chain and ring-oscillators are now abundantly available as on-chip for the clock recovery and synthesis applications. These on-chip applications have greatly reduced not only the cost but also the complexity of the systems. However, these applications have very restrictive phase noise requirements and raising questions of these on-chip designs' applicability and performance for RF frequency synthesis. Current-controlled oscillator, on the other hand, has become more attractive due to its faster frequency as compared to voltage controlled (DiClemente and Yaun, 2006). CCO also helps greatly in improving the noise performance due to the steady state flow of current.

This thesis explains the oscillator fundamentals, performance limit due thermal noise in ring-oscillators and their suitability or applicability to RF frequency synthesis systems. It further describes the design techniques and approaches for very low phase noise and/or low timing jitter circuits, which are technically the basis to most RF applications. The dissertation explores the trade-offs at the buffer/delay (Eken and Uyemura, 2004) and/or at the oscillator level that a designer can avail. Even options at PLL level is analyzed in this thesis. The merits of CCO versus the popular VCO are

explained. In addition, this thesis explains the desire of a monolithic oscillator in the frequency synthesizers design in radio receivers. Detailed comparisons of the overall features of the proposed design are made with other designs including those with on-chip LC-tuned circuits (Zito et al., 2012).

1.1 Problems Statements

Looking back at the earlier Section 1.0, it is clear that minimizing the timing errors in RF circuit by improving the noise performance has been a key problem to tackle. Moreover, communications system nowadays require extreme frequency, for example, 3G and 4G. Hence circuits that can provide a high frequency has been a crucial desire as well. Along with high frequencies, lower phase noise is also of a dire need. Using passive inductors to achieve this has been a norm. Works by Chahaboor and Gonoodhi (2017), Elkholy and Entesari, 2017 and Allesandro and Ippolito (2012) are some references that employs huge passive inductors. However, these inductors need to be available in smaller size preferably resulting several nH such that the cost is lower. Unfortunately spiral or passive inductors typically are not small hence alternate to this passive elements are desired. Thus, implementation of active inductors are recommended. Monolithic integration of the CCO with active inductor in place of VCO, could greatly enhance the performance of the oscillator in the aforementioned aspects. Works by Ma et. al (2013) and DiClemente et. al (2008) are some good references on this front.

1.2 Objectives

The objectives of this project are:

- To design an oscillator that operates at 1.8 V and controlled by current source instead of voltage source – making it Current Controlled Oscillator (CCO)
- To design a CCO that produces a high speed oscillation preferably up to 5 GHz
- To design a CCO with a wide tuning range, preferably 500 MHz
- To design a CCO with active inductor instead of passive (spiral) inductor to boost the phase noise, preferably lower than -110 dBc/Hz
- To design a CCO that dissipates very low power preferably lower than 10 mW

1.3 Thesis Scope

This thesis is confined to the following scope:

1. Extensive study of active-inductor and passive-inductor on their advantages and disadvantages with respect to their overall performance, cost and complexity. The success of replacement of an active inductor in lieu of passive inductor. Passive inductors greatly help phase-noise but at the same time comes with distinct disadvantages as previously explained. Active inductor's performance has been very comparable to passive and provides the best of both worlds.
2. A very deep analysis on possible techniques to generate higher and wider operating frequency and range of operating frequency respectively. The deep analysis helps us research through the performance of various techniques and

to settle on one that is most optimum by all means. A thorough comparison on CCO versus VCO will also be provided which is used to eventually to prove that CCO is far better performing design as compared to VCO.

3. The post-layout design and implementation of ring CCO with active inductor. The design will use non LC_tank ring topology using the above mentioned techniques, including issues such as coarse and fine tuning, maximum frequency of operation, and design of high frequency CCOs.
4. A detailed literature and simulation work performed on voltage controlled versus current controlled circuit was also carried out. Simulations were using Cadence HSPICE on Silterra 180 nm process.

1.4 Thesis Outline

This thesis describes the design and analysis of a high frequency oscillator that integrates active inductor for phase noise improvement and current controlled circuit for added frequency and range. Objectives of this work and the scope and outline of this thesis has been explained thus far.

Chapter Two walks us through the fundamentals of an oscillator and the challenges that they come with. It also introduces to the many types of oscillators and their respective challenges. Alongside the challenges, the chapter also gives us a peak on thus far solutions invented and proposed by many well-known scholars for these very challenges.