# THERMAL AND FLICKER NOISE ANALYSIS IN SAMPLE AND HOLD CIRCUIT

# **BALAMURALI MANIAM**

UNIVERSITI SAINS MALAYSIA 2015

# THERMAL AND FLICKER NOISE ANALYSIS IN SAMPLE AND HOLD CIRCUIT

By

## **BALAMURALI MANIAM**

A Dissertation submitted for partial fulfilment of the requirement for the degree of Master of Science (Electronic System Design Engineering)

## **ACKNOWLEDGEMENTS**

I would never have been able to finish my dissertation without the guidance of several individuals. First, I offer my sincere gratitude to my supervisor, Mr. Zulfikar Ali Bin Abd Aziz, who has supported me throughout my research with his patience, caring, and knowledge. I attribute the level of my Masters studies to his encouragement and effort and without him, this thesis would not have been completed or written. One simply could not wish for a better or friendlier and supportive supervisor.

Besides that, I would like to express my special thanks to Intel Microelectronics (M) Sdn. Bhd for the scholarship and guidance throughout the master studies. Moreover, Intel Microelectronics (M) Sdn. Bhd has supported me to balance my studies and workload for the past one year. I would also like to thank the Malaysian Ministry of Higher Education and Usains Infotech Sdn. Bhd for creating an opportunity for industrial employees to pursue master studies.

I also appreciate the guidance given by my friends and their willingness with unconditional help whenever I need during the study. Their kind helps and assistances are will be appreciated. Last but not least, my deepest thanks to my parents and sisters who are supportive throughout my master studies. Their moral supports are my pillar of strength to complete the study. Furthermore, my dearest thanks to my better half of my life for being there whenever I need your moral support.

# **Table of Content**

Acknowledgement	11
Table of Content	iii
List of Table	vii
List of Figure	viii
List of Abbereviations	X
List of Symbols	xi
Abstrak	xiii
Abstact	xiv
CHAPTER 1 –INTRODUCTION	
1.1 Bakground	1
1.2 Problem Statement	2
1.3 Objective of Research	3
1.4 Scope of Research	4
1.5 Reseach contribution	4
1.6 Thesis Overview	6
1.7 Summary	7

# **CHAPTER 2 –LITERATURE REVIEW**

2.1 Introduction	8
2.2 Flicker Noise	8
2.3 Thermal noise	13
2.4 Sample-and-hold circuit	19
2.5 Summary	24
CHAPTER 3 – METHODOLOGY	
3.1 Introduction	25
3.2 Reseach Methodology	26
3.2.1 Literature Study	26
3.2.2 Schematic Study	26
3.2.3 Simulation and Rersults	27
3.2.4 Conclusion and Recommendation	27
3.3 Circuit Design Method	29
3.3.1 Fully Differential Folded Cascode Op-Amp with Common Mode	
Feedback	29
<b>3.3.2</b> Sample-and-Hold Circuit	33
<b>3.3.3</b> White Noise Model	34
<b>3.3.4</b> Thermal Noise Model	36
3.4 EDA Tools Simulation	38
<b>3.4.1</b> Design Architect	38
3.4.2 Simulation Tool	40
3.5 Summary	42

## **CHAPTER 4 – RESULTS AND DISCUSSION**

4.1 Introduction	43
4.2 Fully Differential Folded Cascode Op-Amp with Common Mode Feedback.	45
4.3 Enhanced Sample-and-Hold Circuit	47
4.4 Noise Model Results	49
<b>4.4.1</b> White Noise Model	49
4.4.2 Thermal Noise Model	52
4.5 Noise Analysis on FC OTA with CMFB	53
4.6 Noise Anallysis on Enhanced Sample-and-Hold Circuit	55
<b>4.6.1</b> Thermal noise and flicker noise analysis without add noise model	
(1 <sup>st</sup> test condition)	55
4.6.2 Flicker Noise Analysis with Added White Noise Model on Sample-And	
Hold Circuit (2 <sup>nd</sup> Test Condition)	57
4.6.3 Flicker Noise Analysis with Added White Noise Model and By Varying	
Sampling Capacitor Value on the Sample-And-Hold Circuit	
(3 <sup>rd</sup> Test Condition)	60
<b>4.6.4</b> Flicker Noise Analysis with Added White Noise Model and By Varying T	he
Transistor Size on the Sample-And-Hold Circuit (4 <sup>th</sup> Test Condition)	62
<b>4.6.5</b> Thermal Noise Analysis with Added Thermal Noise Model on Sample and	d
Hold Circuit (5 <sup>th</sup> Test Condition)	64
4.6.6 Thermal Noise Analysis by Varying Sampling Capacitor Value on Sample	9
and Hold Circuit (6 <sup>th</sup> Test Condition)	67
4.6.7 Thermal Noise Analysis by Varying Switch Transistor Size on Sample-an	d
Hold Circuit (7 <sup>th</sup> Test Condition)	69
4.7 Summary	71

CHAPTER 5 – CONCLUSION AND RECOMMENDATION	
5.1 Conclusion	72
5.2 Recommendation	73

## REFERENCE

# LIST OF TABLES

		Page	
Table 3.1	Parameters for Transistor in FC OTA with CMFB	30	
Table 3.2	Transistors function as sample, and hold mode	34	
Table 4.1	Seven Test Condition of Noise Analysis on Enhanced Sample- And-Hold Circuit	42	
Table 4.2	Simulation results of FC OTA with CMFB	44	
Table 4.3	Noise result for Different noise current input	57	
Table 4.4	Flicker noise and SNR <sub>out</sub> results by varying capacitance	59	
	value		
Table 4.5	Flicker noise and SNR <sub>out</sub> results by varying transistor width	61	
	size	01	
Table 4.6	Thermal noise output results over varying input noise	64	
Table 4.7	Thermal noise and SNR <sub>out</sub> results by varying capacitance	66	
	value		
Table 4.8	Thermal noise and SNR <sub>out</sub> results by varying transistor width	68	
	size		

# LIST OF FIGURES

		Page
Figure 2.1	Flicker noise result	9
Figure 2.2	Thermal noise analysis on sample-and-hold circuit	17
Figure 2.3(a)	Simplest form sample-and-hold circuit with transistor	19
Figure 2.3(b)	Simplest form sample and hold circuit with switch	19
Figure 2.4(a)	Charge-transferring sample and hold circuit	20
Figure 2.4(b)	Flip around sample and hold circuit	20
Figure 2.5	Fabricated Sample-and-hold circuit	22
Figure 2.6	Mixed architecture sample-and-hold circuit	22
Figure 3.1	Methodology Flow Chart	28
Figure 3.2	Fully Differential Folded Cascode Operational Amplifier	30
Figure 3.3	Common Mode Feedback Circuit	32
Figure 3.4	Fully Differential Folded Cascode with Common Mode	22
	Feedback Circuit	32
Figure 3.5	Enhanced sample-and-hold circuit topology	33
Figure 3.6	Verilog-A code for white noise model	35
Figure 3.7	Verilog-A code for Thermal noise model	37
Figure 3.8	Test bench setup in Cadence IC5	39
Figure 3.9	Noise analysis setting in Cadence tool	41
Figure 4.1	Gain and phase margin for FC OTA with CMFB	43
Figure 4.2	Transient analysis for enhanced sample-and-hold circuit	46
Figure 4.3	Differential input signal and output	46
Figure 4.4	Symbol of White Noise Model	48
Figure 4.5	White Noise Model Simple Testbench	48

Figure 4.6	Transient analysis for white noise model	49
Figure 4.7	Noise analysis for white noise model	49
Figure 4.8	Thermal Noise Model Simple Testbench	50
Figure 4.9	Thermal noise results over temperature	51
Figure 4.10	Flicker noise measurement on FC OTA with CMFB	52
Figure 4.11	Thermal noise measurement on FC OTA with CMFB	52
Figure 4.12	Flicker noise measurement for 1st test case	54
Figure 4.13	Thermal noise measurement for 1 <sup>st</sup> test case	54
Figure 4.14	SNR <sub>out</sub> measurement for 1 <sup>st</sup> test case	55
Figure 4.15	Test Bench for Thermal noise	56
Figure 4.16	Flicker noise result for different input noise current	57
Figure 4.17	Flicker noise result by varying capacitor value in sample-and-	
	hold circuit	58
Figure 4.18	SNR <sub>out</sub> against capacitance value in sample and hold circuit	59
Figure 4.19	Flicker noise result against varying transistor width size	60
Figure 4.20	SNR <sub>out</sub> against varying transistor width size	61
Figure 4.21	Test Bench for Thermal noise analysis	63
Figure 4.22	Thermal noise results for input noise and output noise	64
Figure 4.23	Thermal noise results against varying capacitance value	65
Figure 4.24	SNR <sub>out</sub> with varying of capacitance value	66
Figure 4.25	Thermal noise input and output for varying the transistor size	67
Figure 4.26	SNR <sub>out</sub> results over varying transistor width size	68

## LIST OF ABBEREVIATIONS

AC Alternative Currrent

ADC Analog Digital Conveter

BJT Bipolar Junction Transistor

CDS Correlated-Double Sample-And-Hold

CMFB Common Mode Feedback

CMOS Complementary Metal-Oxide Semiconductor

CSA Pre-Amplifier

DC Direct Current

EDA Electronic Design Automation

EMI Radiated Emission

FC Folded Cascode

JFET Junction Field Effect Transistor

MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor

OTA Operational Transconductance Amplifier

RF Radio Frequency

RMS Root Mean Square

SNR Signal To Noise Ratio

## LIST OF SYMBOLS

A<sub>v</sub> Total Gain

C Capacitor Value

C<sub>f</sub> Frequency Capacitance

Cf Feedback Capacitor

Cox Gate Oxide Capacitance Per Unit Area

Cs Sampling Capacitance

E<sub>n</sub> Pwer Desity Voltage

f Frequency

f<sub>max</sub> Maximum Frequency

f<sub>min</sub> Minimum Frequency

g<sub>m</sub> Transconductance Parameter

I<sub>n</sub> Power Density Current

Ipp Current Peak-To-Peak

k Boltzman Constant

Ke Constant Voltage

K<sub>f</sub> Flicker Noise Coefficient

K<sub>i</sub> Constant Current

L Lenth

q Charge

R Resistor Value

Ron Resistance Of Sampling Switch

R<sub>out</sub> Output Resistor Value

 $R_{thermal} \hspace{1.5cm} Thermal \hspace{1.5cm} Resistor \hspace{1.5cm}$ 

S Switch

T Temperature

Vc Capacitance Voltage

Vpp Voltage Peak-To-Peak

W Width

 $\Delta f$  Bandwidth

# HINGAR HABA DAN HINGAR KERLIPAN ANALYSIS DALAM LITAR SAMPEL DAN PEGANG

## **ABSTRAK**

Dalam aplikasi frekuensi rendah, hingar menjadi isu apabila saiz MOS dikurangkan. Oleh itu, hingar kerlipan dan hingar haba adalah salah satu isu yang terdapat dalam aplikasi frekuensi rendah . Dalam projek ini, hingar kerlipan dan hingar haba diukur pada litar sampel-dan-pegang, yang direka berdasarkan sepenuhnya dengan litar Cascode Pengamiran Sepenuh dengan Mod Suapbalik. Analysis hingar haba dan hingar kerlipan juga dijalankan dengan mengubah nilai kapasitor dan saiz transistor dalam litar sampel-dan-pegang. Dalam analisis hingar haba, SNR maksimum yang diukur adalah -120.28dB dengan 0.642uV/√Hz hingar haba masuk dan saiz transistor yang digunakan pada NMOS adalah 8μm . Selain itu, SNR maksimum yang diperolehi bagi hingar kerlipan adalah -83.27dB untuk hingar masuk luA dengan kapasitor nilai 0.5pF yang diukur pada frekuensi 1Hz dalam litar sampel-dan tegang.

# THERMAL AND FLICKER NOISE ANALYSIS IN SAMPLE AND HOLD CIRCUIT

## **ABSTRACT**

In low-frequency applications, noise is becoming more of an issue as the MOS size reduced. Therefore, the flicker noise and thermal noise are one of the issues found in low-frequency applications. In this work, the thermal noise and flicker noise are modelled and measured on the sample-and-hold circuit, based on Fully Differential Folded Cascode with Common Mode Feedback. The thermal noise analysis and flicker noise analysis are performed by varying the capacitance value and transistor sizes in the sample-and-hold circuit. In thermal noise analysis, the maximum output SNR measured is -120.28dB with  $0.642 \text{uV}/\sqrt{\text{Hz}}$  input thermal noise and transistor size for NMOS is set to 8µm. The maximum output SNR obtained for flicker noise is -83.27dB for 1uA input noise with low capacitance value 0.5 pF and is measured at 1Hz frequency in sample-and-hold circuit.

## **CHAPTER 1**

## INTRODUCTION

## 1.1 BACKGROUND

Nowadays, many electronic applications are using digital signal processing for high frequency example like sensors circuit, amplifier circuit, etc. In order to operate in digital domain, the analog signals are converted using analog to digital converter (ADC). Since, the ADC circuits used in many applications, the circuits are demanding to obtain for low power and low noise. To achieve low power and low noise in ADC circuit, one of the block contributes was the sample-and-hold circuit. To perform the ADC conversion, the sample-and-hold circuit function is to hold the analog signals for some periods. To get very accurate ADC output, the sample-and-hold circuit must be a high performance circuit.

The challenges faced to obtain high performance sample-and-hold circuit are linearity, gain, power, and noise. Therefore, the architecture of circuit is one of the main reason to achieve the high performance in sample-and-hold circuit. Most commonly architectures used to design the sample-and-hold circuit were charged-transferring design and flip-around design. Therefore, the designs have disadvantage and advantage, but for this work the sample and hold circuit was design based on mixture of two structure of sample-and-hold circuit. This architecture helped to reduce the linearity, power and the internal noise.

Furthermore, another circuit was used know as Fully Differential Folded Cascode with Common Mode Feedback operational amplifier (FC OTA with CMFB) to design the sample-and-hold circuit. Fully Differential Folded Cascode is a transconductance amplifier (OTA) design. To maintain the output voltage of this OTA circuit, another circuit helped was Common Mode Feedback circuit. In the OTA design there are several problem expected especially in gain bandwidth and the power. However, this problem solved by designed by stable OTA with expected gain and phase margin. The performance for OTA design measured at settling time, gain-bandwidth, and slew rate. Since, the OTA designed focused on the linearity and settling time, gain-bandwidth, the slew rate are not consider [15]

The sample-and-hold circuit can design as low power circuit but not for low noise. The representations of the noise in the sample-and-hold circuit are the electrical noise and current noise. There are few type of noises can be evaluated from the sample-and-hold circuits which is noise generated by the random variation of charges in the wire and device (thermal noise, flicker noise or shot noise). Another type of noise is quantization noise also produce from the signal are converted from analog to digital and another type of noise is coupled noise due to device signals feeding into each other and interfacing [16]. In this work, the noise analysis were focused on noise resulting from random movement charges on device and wires, known as thermal noise and flicker noise. The purpose of this work was identified the thermal and flickers noise in sample-and-hold circuit.

Thermal noise is an effect of random movement of electron due to temperature, also known as Johnson noise. This thermal noise produced from the internal device CMOS or the external inputs signal to the circuit. Besides, flicker noise known as 1/f noise produced when low frequency input and the internal devices in circuit. In addition, noise source from the output signal known as white noise also contributes to the flicker noise measurement in sample-and-hold circuit. In this work, there are two noise model were designed using Verilog-A. The noise models designed are white noise model used to measure the flicker noise in sample-and-hold circuit, and another noise model was thermal noise model used to measure the thermal noise in circuit.

## 1.2 PROBLEM STATEMENT

Sample-and-hold circuit is commonly use in ADC circuit. There are several disadvantages are found in ADC circuit, which are convert the low voltage signal and low frequency example like used in sensor application etc. The low voltage signals and low frequency produce two types of noises in circuit, which are thermal noise and flicker noise. These two types of noise effect the quality of the ADC. The thermal noise produced from the thermal effect on input signal and devices in the circuit. The flicker noise produced due to unstable signal flow with noise into the circuit. Since the sample-and-hold circuit used in ADC, the noise analysis was conducted on the sample-and-hold circuit, and measure the effect.

## 1.3 OBJECTIVE OF RESEARCH

- i. To build thermal noise model and flicker noise model using Verilog-A.
- Analyze and measure the effect of the thermal and flicker noise on the sample-and-hold circuit.
- iii. To measure the thermal noise and flicker noise effect by varying the capacitance value on the sample and hold circuit.
- iv. To analyze the thermal noise and flicker noise effect by varying the transistor width size on the sample and hold circuit.

## 1.4 SCOPE OF RESEARCH

The scope of research was to analyze the thermal noise and flicker noise effect on the sample-and-hold circuit. As a preliminary study, the characteristic of thermal noise and flicker noise was identified from the noise impact on circuit. Besides, the noise analysis also conducted by varying the transistor size width and capacitance value in the sample-and-hold circuit. Furthermore, the proposed the sample-and-hold circuit was designed using 0.13um Silterra technology in Cadence IC 5 schematic editor.

## 1.5 RESEARCH CONTRIBUTION

From the research the contributions are:

- Methods to analyze the flicker noise and thermal noise circuit by using the designed input noise models.
- ii. Study on design of thermal noise and flicker noise model
- iii. Determine impact based on the noise models in sample-and-hold circuit.

## 1.6 THESIS OVERVIEW

Chapter 2 discussed on the past year publications paper also known as literature study. This chapter also explained more on the characteristic of flicker noise and thermal noise and the method used to design the noise analysis research. Besides, this chapter also discussed on the different type of sample-and-hold circuit and the noise analysis.

Chapter 3 was described the methods used to noise model and design of sample-and-hold circuit. This chapter also discussed on the OTA design, which is the Fully Differential Folded Cascode Operational Amplifier with Common Mode Feedback circuit.

Chapter 4 shows the results and discussion based on the flicker noise and thermal noise analysis on the sample-and-hold circuit. Furthermore, also discussed the effect of the flicker noise and thermal noise on the circuit.

Chapter 5 has summary of the studies on the flicker noise and thermal noise effect on the sample-and-hold circuit. Moreover, the improvement and suggestion for further study on noise also included in this chapter.

## 1.7 SUMMARY

This chapter has discussed about the overview of this work on the analysis of the thermal noise and flicker noise and the sample-and-hold circuit, main four objectives of this project, problems intended to do this research and contribution from this project. Lastly, this chapter has a conclusion of the first four chapters to summarize this thesis.

## **CHAPTER 2**

## LITERATURE REVIEW

#### 2.1 INTRODUCTION

This this chapter discussed the flicker and thermal noise analysis on the circuit that have used by researchers. Besides, this chapter also discussed the methodologies used by other paper to design the sample-and-hold circuit. This chapter also explained the problem and challenges from previous journals on designing the sample-and-hold circuit. There is three topics were discussed which is flicker noise, thermal noise, and sample-and-hold circuit.

## 2.2 FLICKER NOISE

Most of the electronic circuits produce noises either in voltage noise or in current noise. Usually, the noise measured in frequency domain signals because the input signals are in the sinusoidal waveform. The sinusoidal signals cause noise inside the circuit and it is difficult to measure in current signal form or in the voltage signal. This is also known as random electrical noise across the circuitry however, those random noises generated by the component of the circuit, hence the effect of random noise is smaller than other type noise. Besides, the random noise causes other types of noise, which neglected in the design of electronic circuit. The other types of noise are micro-phonic effect due to system vibration, various source of radiated emission pickup (EMI), high narrowband noise due to parasitic oscillation, and noise through power supply.