STUDIES OF THE EFFECT OF POST DEPOSITION ANNEALING TO THE CeO₂ THIN FILM ON P-TYPE SILICON AND N-TYPE SILICON CARBIDE SUBSTRATES

CHUAH SOO KIET

UNIVERSITI SAINS MALAYSIA 2011

STUDIES OF THE EFFECT OF POST DEPOSITION ANNEALING TO THE CeO₂ THIN FILM ON P-TYPE SILICON AND N-TYPE SILICON CARBIDE SUBSTRATES

by

CHUAH SOO KIET

Thesis submitted in fulfillment of the requirements

for the degree of

Master of Science

October 2011

DECLARATION

I hereby declare that this thesis is the result of my own research, that is does not incorporate without acknowledgement any material submitted for a degree or diploma in any university and does not contain any materials previously published, written or produced by another person except where due reference is made in the text.

Thank you.

Signed	:
e	

Candidate's Name : Chuah Soo Kiet

Dated

Signed	:
Supervisor's name	: Assoc. Prof. Ir. Dr. Cheong Kuan Yew
Dated	:

:_____

ACKNOWLEDGEMENTS

First of all I wish to extend my gratitude and sincere thanks to my supervisor Assoc. Prof. Ir. Dr. Cheong Kuan Yew and co-supervisor Assoc. Prof. Dr. Zainovia Lockman for giving me a valuable & helpful guidance, moral support and encouragement toward the end of this research project when I needed in the School of Materials & Minerals Resources Engineering, Universiti Sains Malaysia. Inspired by them, I learnt that hard work and consistent devotion are the keys to success.

I would also like to express my thanks and appreciation to the Dean, Prof. Dr. Ahmad Fauzi Mohd Noor, all academic, administration and technical staffs of School of Materials and Minerals Resources Engineering, Universiti Sains Malaysia for their cooperation, kindly assistance and support. Special thanks to Mr. Suhaimi, Madam Fong, Madam Haslina, Mr. Zaini, Mr. Rashid and Mr. Azam for their valuable support and guidance when conducting experiments in labs. Furthermore, I would like to thank all technical staffs from NOR lab, School of Physics, Universiti Sains Malaysia, especially Mr. Mohtar, Mr. Jamil and Mr. Hazhar for their valuable insight. Without them, it might be very difficult for me to finish my master research project.

I am grateful to the USM-Fellowship programme for its financial support and the opportunity to further my studies at the master's level. I also would like to express my sincere thanks to my group members Hui Shun, Wen Chiao, Tedi Kurniawan, Noor Rehan, Mun Teng, Yew Hoong, Pi Lin, Yee Ling, Vemal, Way Foong and others whose names were not stated here, who have shared their ideas, expertise, excitement and fun under tiring condition when conducting the lab session together. Without their support and assistance, I could not have possibly finished my master research work easily.

Last but not least, I would like to take this opportunity to express my gratitude and thanks to my family members for their encouragement and supports. They have gone through many troubles to ensure that I have the best education. Special thanks and appreciation to those who were direct and indirectly involved in my research project to ensure that I completed my project smoothly and successfully, your contribution given shall not be forgotten.

CHUAH SOO KIET

(PGM-0367) OCTOBER 2011

TABLE OF CONTENT

ACKNOWLEDGEMENT	ii
TABLE OF CONTENT	iv
LIST OF TABLES	viii
LIST OF FIGURES	х
LIST OF ABBREVIATION	xvii
LIST OF SYMBOLS	xix
LIST OF PUBLICATIONS	xxi
ABSTRAK	xxii
ABSTRACT	xxiii

CHAPTER 1: INTRODUCTION

1.1	Research background	1
1.2	Problem statement	3
1.3	Objective of the research	5
1.4	Scope of study	5
1.5	Thesis organization	6

CHAPTER 2: LITERATURE REVIEW

2.1	Metal oxide semiconductor (MOS) capacitor	8
	2.1.1 Introduction	8
	2.1.2 Operation of the MOS capacitor	9
2.2	Development of the gate oxide on MOS based device	12

	2.2.1	Needs of high	k dielectric on SiC substrate	12
	2.2.2	High k dielect	tric requirements	12
	2.2.3	Alternative hi	gh k dielectric materials as gate oxide on SiC	16
		substrate		
		2.2.3.1	Tantalum Pentoxide (Ta ₂ O ₅)	17
		2.2.3.2	Hafnium Oxide (HfO ₂)	21
		2.2.3.3	Aluminium Oxide (Al ₂ O ₃)	26
		2.2.3.4	Aluminium Nitride (AlN)	31
		2.2.3.5	Aluminium Oxynitride (AlON)	33
		2.2.3.6	Cerium Oxide (CeO ₂)	34
		2.2.3.7	Titanium Oxide (TiO ₂)	40
		2.2.3.8	Gadolinium Oxide (Gd ₂ O ₃)	41
		2.2.3.9	Lanthanum Oxide (La ₂ O ₃)	42
		2.2.3.10	Praseodymium Oxide (Pr ₂ O ₃)	43
	2.2.5	Alternative hi	gh k dielectric materials as gate oxide	44
		on Si substrat	e	
	2.2.5	Deposition m	ethod of CeO ₂ thin film on silicon substrate	45
2.3	Ceriur	m oxide (CeO ₂)	as high k gate dielectric material	46
CHAI	PTER 3	: MATERIAI	S AND METHODOLOGY	
3.1	Introd	uction		48
3.2	Mater	ials, chemicals	and apparatus	49
	3.2.1	Substrate mat	erials	49
	3.2.2	Materials, che	emicals and apparatus for substrate and	50
		quartz tube cl	eaning process	

	3.2.3	Materials, chemicals and apparatus for RF magnetron	52
		sputtering and post deposition annealing (PDA) process	
	3.2.4	Materials/chemicals for metal contact fabrication	53
		and lithography process	
3.3	Exper	imental procedures	54
	3.3.1	Substrate cleaning process	56
	3.3.2	RF magnetron sputtering process	58
	3.3.3	Post deposition annealing (PDA)	58
	3.3.4	Metal contact fabrication process	60
	3.3.5	Lithography process	61
3.4	Chara	cterization techniques	64
	3.4.1	X-ray diffraction (XRD)	64
	3.4.2	Atomic force microscopy (AFM)	65
	3.4.3	Field effect scanning electron microscopy (FESEM)	65
	3.4.4	LCR (inductance, capacitance, resistance) meter	66
	3.4.5	Semiconductor parameter analyzer (SPA)	67
3.5	Corre	lation between D_{it} , Q_{eff} , STD, ΔV_{FB} , k value and dielectric	68
	thickn	ess	

CHAPTER 4: RESULTS AND DISCUSSION

4.1	Introd	uction	74	
4.2	CeO ₂	CeO ₂ thin film deposited on silicon substrate		
	4.2.1	Physical characterization of CeO ₂ thin film on silicon	74	
		substrate		
	4.2.2	Electrical characterization of Al/CeO ₂ /Si MOS capacitor	80	

4.3	CeO_2	thin film deposited on silicon carbide substrate	93
	4.3.1	Physical characterization of CeO ₂ thin film on silicon	93
		carbide substrate	
	4.3.2	Electrical characterization of Al/CeO2/SiC MOS capacitor	98
4.4	Comp	arison on electrical characteristics of CeO ₂ thin film on	109
	Si and	SiC at 1000°C.	
	4.4.1	C-V measurement	109
	4.4.2	I-V measurement	110

CHAPTER 5: CONCLUSION AND FUTURE RECOMMENDATION

5.1	Conclusion	
	5.1.1 Deposition of CeO_2 thin film on silicon substrate	112
	5.1.2 Deposition of CeO_2 thin film on silicon carbide substrate	113
5.2	Recommendations for future research	113

REFERENCES

115

LIST OF TABLES

		Page
Table 1.1	Material properties between Si and SiC.	2
Table 2.1	Key requirements of three important aspects.	13
Table 3.1	Details of the substrate materials used in this research.	50
Table 3.2	Materials, chemicals and apparatus for substrate and quartz tube cleaning process.	51
Table 3.3	Materials, chemicals and apparatus for RF magnetron sputtering and PDA process.	52
Table 3.4	Materials and chemicals for metal contact fabrication and lithography process.	53
Table 3.5	Procedures of the substrate cleaning process.	57
Table 3.6	Parameters for the RF sputter coater machine.	58
Table 3.7	Parameters for the PDA process.	59
Table 3.8	Procedures of the lithography process.	62

- Table 4.1
 Comparison of C-V characteristics of CeO₂ on Si and SiC
 110

 substrates.
 110
- Table 4.2
 Comparison of I-V characteristics of CeO₂ on Si and SiC
 111

 substrates.
 111

LIST OF FIGURES

		Page
Figure 2.1	Metal oxide semiconductor (MOS) capacitor.	8
Figure 2.2	Energy band diagram for an ideal n-type MOS capacitor at $Vg = 0 V$.	9
Figure 2.3	Energy band diagram for an ideal n-type MOS capacitor under accumulation condition.	10
Figure 2.4	Energy band diagram for an ideal n-type MOS capacitor under depletion condition.	10
Figure 2.5	Energy band diagram for an ideal n-type MOS capacitor under inversion condition.	11
Figure 2.6	Correlation between the 3 main aspects with electrical and electronic performance of MOS devices and its key requirement	14 t.
Figure 2.7	Schematic diagram of four different MOS gate structure.	15
Figure 2.8	Comparison on J-V characteristics of Ta_2O_5 on SiC substrate reported in literatures. The data obtained from literatures were adapted as accurately as possible using a linear approximation.	20

- Figure 2.9 Comparison on D_{it} characteristics of Ta_2O_5 on SiC substrate 21 reported in literatures. The data obtained from literatures were adapted as accurately as possible using a linear approximation.
- Figure 2.10 Comparison on J-E characteristics of HfO₂ on SiC substrate 25 reported in literatures. The data obtained from literatures were adapted as accurately as possible using a linear approximation.
- Figure 2.11Comparison of D_{it} characteristics of HfO2 on SiC substrate26reported in literatures. The data obtained from literatures were
adapted as accurately as possible using a linear approximation.26
- Figure 2.12Comparison of J-E characteristics of Al2O3 on SiC substrate31reported in literatures. The data obtained from literatures were
adapted as accurately as possible using a linear approximation.31
- Figure 3.1The procedure & process flow of the research project.55Figure 3.2Process flow of Si and SiC substrate cleaning process.56Figure 3.3Steps of PDA process.59Figure 3.4Steps of thermal evaporation process for metal gate60

electrode and back metal contact.

Figure 3.6 ΔV_{FB} as a function of Q_{eff} reported in literature. Data obtained 69 from literature were adapted as accurately as possible.

63

- Figure 3.7 Dielectric thicknesses as a function of dielectric constant (k) 70 reported in literature. Data obtained from literature were adapted as accurately as possible.
- Figure 3.8 Dielectric constant (k) as a function of D_{it} reported in literatures. 70
 Data obtained from literatures were adapted as accurately as possible.
- Figure 3.9STD as function of D_{it} reported in literatures. Data obtained71from literatures were adapted as accurately as possible.
- Figure 3.10 Q_{eff} as function of STD reported in literatures. Data obtained 72 from literatures were adapted as accurately as possible.
- Figure 3.11 Q_{eff} as function of dielectric constant (k) reported in literatures. 72
 Data obtained from literatures were adapted as accurately as possible.
- Figure 3.12 Q_{eff} as function of dielectric thickness reported in literatures. 73 Data obtained from literatures were adapted as accurately as

xii

possible.

Figure 3.13	Q_{eff} as function of D_{it} reported in literatures. Data obtained		
	from literatures were adapted as accurately as possible.		
Figure 4.1	Surface morphology of the CeO_2 thin film on Si PDA at (a) 400, (b) 600, (c) 800 and (d) 1000°C.	75	
Figure 4.2	Three dimensional surface topography of CeO_2 thin film on Si PDA at (a) 400, (b) 600, (c) 800 and (d) 1000°C.	76	
Figure 4.3	RMS surface roughness of the CeO_2 thin film on Si PDA at different temperatures (400, 600, 800 and 1000°C).	77	
Figure 4.4	Variation of measured oxide thickness (CeO ₂ /Si) PDA at different temperatures. The error bar indicates the maximum, minimum and mean value of the oxide thickness.	78	
Figure 4.5	XRD patterns of the CeO ₂ thin films on Si PDA at different temperatures (400, 600, 800 and 1000° C).	80	
Figure 4.6	High frequency C-V characteristics of CeO ₂ thin film PDA at different temperatures (400, 600, 800 and 1000°C).	82	
Figure 4.7	Effective oxide charge (Q_{eff}) of CeO ₂ thin film PDA at different temperatures (400, 600, 800 and 1000°C).	83	

Figure 4.8	Interface trap density (D_{it}) of CeO ₂ thin film PDA at	85
	different temperatures (400, 600, 800 and 1000°C).	
Figure 4.9	Total interface trap density (D_{total}) as a function of different	86
	PDA temperatures (400, 600, 800 and 1000°C)	
	extracted from the area below the D_{it} -(Ec-E) plot.	
Figure 4.10	Dielectric constant (k) as a function of different PDA	87
	temperatures (400, 600, 800 and 1000°C).	
Figure 4.11	J-V characteristics of CeO_2 thin film PDA at different	89
1.8010	temperatures (400, 600, 800 and 1000°C).	0,
Figure 4.12	J-E characteristics of CeO ₂ thin film PDA at	90
	different temperatures (400, 600, 800 and 1000°C).	
Figure 4.13	F-N tunneling plot of CeO ₂ thin film PDA at different	91
inguie 1.15	temperatures (400, 600, 800 and 1000° C).	71
Figure 4.14	Barrier height (Φ_B) of CeO ₂ thin film PDA at different	92
	temperatures (400, 600, 800 and 1000°C).	
Figure 4 15	Surface morphology of the CeO_2 thin film on SiC PDA	9/
1 iguit 4.13	at (a) 400, (b) 600, (c) 800 and (d) 1000°C.	24
Figure 4.16	Three dimensional surface topography of CeO ₂ thin film	95

xiv

Figure 4.17	RMS surface roughness of the CeO ₂ thin film on SiC	96
	PDA at different temperatures.	
Figure 4.18	Variation of measured oxide thickness (CeO ₂ /SiC) PDA	97
	at different temperatures. The error bar indicates the	
	maximum, minimum and mean value of the oxide thickness.	
Figure 4.19	XRD patterns of the CeO ₂ thin films on SiC PDA at	98
	different temperatures (400, 600, 800 and 1000°C).	
Figure 4.20	High frequency C-V characteristics of Al/CeO ₂ /4H-SiC	100
	structures PDA at different temperatures .The arrows	
	indicated the forward and reverse bias direction.	
Figure 4.21	Average effective oxide charge (Q_{eff}) as a function	101
	of PDA temperatures.	
Figure 4 22	Interface tran density $(D_{\rm e})$ of samples PDA at	103
1 iguie 4.22	different temperatures extracted from the C.V. europ	105
	different temperatures extracted from the C-v curve.	
Figure 4.23	Total interface trap density (D_{total}) as a function of	104
C	PDA temperatures.	
Figure 4.24	Dielectric constant (k) extracted from C-V curve as a	105
	function of PDA temperatures.	

- Figure 4.25J-V characteristics of annealed samples at different106PDA temperatures (400, 600, 800 and 1000°C).
- Figure 4.26J-E characteristics of annealed samples at different107PDA temperatures (400, 600, 800 and 1000°C).
- Figure 4.27 F-N tunneling plot of CeO₂/SiC structure PDA at 1000°C. 108

LIST OF ABREVATION

AFM	: Atomic force microscope		
ALCVD	: Atomic layer chemical vapor deposition		
ALD	: Atomic layer deposition		
C-V	: Capacitance-voltage		
DC	: Direct current		
DRAM	: Dynamic random access memories		
E-Beam	: Electron beam evaporation		
EOT	: Equivalent oxide thickness		
FESEM	: Field emission scanning microscope		
F-N	: Fowler-Nordheim		
GSMBE	: Gas source molecular beam epitaxy		
ICDD	: International conference for diffraction data		
I-V	: Current-voltage		
J-E	: Leakage current density-electric field		
J-V	: Leakage current density-electric field		
LCR	: Inductance-capacitance-resistance		
MBE	: Molecular beam epitaxy		
MIS	: Metal insulator semiconductor		
MOCVD	: Metal organic chemical vapor deposition		
MOD	: Metal organic decomposition		
MOS	: Metal oxide semiconductor		
PDA	: Post deposition annealing		
PLD	: Pulse laser deposition		

PMA	: Post metallization annealing
RCA	: Radio Corporation of America
RF	: Radio frequency
RMS	: Root mean square
RTA	: Rapid thermal annealing
SPA	: Semiconductor parameter analyzer
STD	: Slow trap density
TEM	: Transmission electron microscope
TMA	: Trimethylaluminum
XPS	: X-ray photoelectron spectroscopy
XRD	: X-ray diffraction
XRR	: X-ray reflectometry

LIST OF SYMBOL

ΔV_{FB}	: Flat band voltage shift (V)
ΔV_g	: Difference between the ideal gate voltage and experimental gate
Å	: Angstrom
A_G	: Gate area (cm ⁻²)
В	: Slope of the straight line in the F-N tunneling plot
С	: Capacitance (pF)
Cox	: Oxide capacitance (pF)
D _{it}	: Interface trap density ($cm^{-2} eV^{-1}$)
D _{total}	: Total interface trap density (cm ⁻²)
E	: Electric field (MV/cm)
Ec	: Conduction band edge (eV)
E_{F}	: Fermi level energy (eV)
EI	: Intrinsic fermi energy (eV)
Ev	: Valances band edge (eV)
Ι	: Current (A)
J	: Leakage current density (A/cm ²)
k	: Dielectric constant
m	: Free electron mass
m _{ox}	: Effective electron mass in the oxide
n	: Refractive index
q	: Electron charge (C)
Q_{eff}	: Effective oxide charge (cm ⁻²)
Qs	: Surface potential

t _{ox}	: Oxide thickness (nm)
V	: Voltage (V)
V _B	: Breakdown voltage (V)
V _{FB}	: Flat band voltage (V)
V _G	: Gate voltage (V)
εο	: Permittivity of free space
θ	: Angle (°)
$\Phi_{\rm B}$: Barrier height between oxide and semiconductor layer

LIST OF PUBLICATIONS

- Chuah, S. K., Cheong, K. Y., Lockman, Z., Hassan, Z. (2011). Effect of postdeposition annealing temperature on CeO₂ thin film deposited on silicon substrate via RF magnetron sputtering technique. Materials Science in Semiconductor Processing, 14, pp. 101-107.
- Chuah, S. K., Cheong, K. Y., Lockman, Z., Hassan, Z. (2011). Effect of postdeposition annealing on electrical properties of RF magnetron sputtered CeO_x gate on 4H-silicon carbide. Physical Status Solidi (a), 208, pp.1925-1930.

KAJIAN TENTANG KESAN PENYEPUHLINDAPAN KE ATAS FILEM NIPIS CeO2 PADA SUBSTRAT SILIKON JENIS-P DAN SILIKON KARBIDA JENIS-N

ABSTRAK

Filem nipis serium oksida (CeO₂) telah didepositkan di atas substrat silikon (Si) dan silikon karbida (SiC) melalui teknik pemercitan frekuensi radio magnetron. Kesan penyepuhlindapan pada suhu yang berbeza (400, 600, 800 dan 1000°C) di dalam persekitaran argon (Ar) selama 30 minit telah dikaji ke atas substrat Si jenis-p dan SiC jenis-n. Ketebalan filem nipis CeO₂ pada substrat Si dan SiC adalah dalam lingkungan 30 to 40 nm. Mikroskop imbasan electron dan mikroskop daya atom menunjukkan bahawa kedua-dua filem nipis CeO₂ pada substrat Si dan SiC bebas daripada kecacatan fizikal dan kekasaran permukaan menurun dengan peningkatan suhu penyepuhlindapan. Corak pembelauan sinar-x (XRD) menunjukkan berlakunya fasa CeO₂ dengan empat orientasi pembelauan [(111), (200), (220) dan (311)] dengan lebih memilih arah orientasi (200) untuk semua sampel sistem CeO₂/Si. Bagi sistem CeO₂/SiC, XRD telah menunjukkan kehadiran fasa CeO₂ dengan dua orientasi pembelauan [(111) dan (220)] dengan lebih memilih ke arah orientasi (111). Pengukuran kapasitan-voltan dan arus-voltan dilakukan untuk menyiasat sifat elektrik kapasitor Al/CeO₂/Si dan Al/CeO₂/SiC. Keputusan menunjukkan CeO₂ yang telah disepuhlindap pada suhu 1000°C bagi kedua-dua substrat Si dan SiC menunjukkan kebocoran arus yang rendah dan kegagalan medan dielektrik yang tinggi.

STUDIES OF THE EFFECT OF POST DEPOSITION ANNEALING TO THE CeO₂ THIN FILM ON P-TYPE SILICON AND N-TYPE SILICON CARBIDE SUBSTRATES

ABSTRACT

Cerium Oxide (CeO₂) thin film has been deposited on silicon (Si) and silicon carbide (SiC) substrates using a radio frequency magnetron sputtering technique. The effect of post deposition annealing at different temperatures (400, 600, 800 and 1000°C) in argon (Ar) ambient for 30 minutes has been investigated on p-type Si and n-type SiC substrates. The thickness of the CeO₂ thin films on Si and SiC substrates are in the range of 30 to 40 nm. Field emission scanning electron microscopy and atomic force microscopy show that both CeO₂ thin films on Si and SiC substrates are free of physical defects and the root mean square surface roughness are decreasing as the annealing temperature increases. X-ray diffraction (XRD) pattern indicates the occurrence of CeO_2 phase with four diffraction orientation [(111), (200), (220), and (311)] with the preferred orientation of (200) for all the investigated samples in CeO₂/Si system. For CeO₂/SiC system, XRD reveals the presence of CeO₂ phase with two diffraction planes [(111) and (220)] with preferred orientation of (111). Capacitance-voltage and current-voltage measurements are performed to investigate the electrical properties of Al/CeO₂/Si and Al/CeO₂/SiC capacitors. The result shows that the CeO₂ annealed at 1000°C on both Si and SiC substrates have the lowest leakage current and the highest dielectric breakdown field.

CHAPTER 1

INTRODUCTION

1.1 Research background

In the past few decades, silicon (Si) based metal oxide semiconductor (MOS) devices have achieved superior advancement in terms of better fabrication techniques, high material quality and great device design in leading the microelectronic industry. Nevertheless, Si based MOS devices have limitation in terms of their ability to block high voltage, capability to withstand high electric field and demonstrate low leakage current density (Ranbir, 2006). To overcome these limitations of Si technology, efforts to find a replacement for Si with wide band gap semiconductors have been initiated. Of various wide band gap semiconductors, silicon carbide (SiC) is widely explored for application in high power devices due to its excellent properties (Moon et al., 2010; Lim et al., 2010; Palmieri et al., 2008).

SiC, which is chemically, mechanically and thermally more stable than Si, offers great prospects in the development of high power, high frequency and high temperature devices when compared to those devices based on Si (Moon et al., 2010; Lim et al., 2010; Palmieri et al., 2008). Table 1.1 shows the properties of SiC compared with Si in terms of the dielectric constant (k), band gap, thermal conductivity, breakdown field strength and high electron saturated drift velocity. From Table 1.1, one can see that the breakdown field and the band gap of the SiC are 4 times and 3 times larger than Si, respectively. The dielectric and thermal conductivity value of SiC are also higher than those of Si. Additionally, a stable native silicon oxide (SiO₂) can be grown on top of SiC by thermal oxidation, similar

to Si (Moon et al., 2010; Mahapatra et al., 2009; Palmieri et al., 2008). These excellent properties have enabled SiC to become the preferred choice, as it can be used as a substrate for high power based devices.

Material Property	Silicon Carbide	Silicon	References
	(SiC)	(Si)	
Dielectric Constant (k)	10	3.9	(Tanner et al., 2007)
Band Gap (eV)	3	1.1	(Lim et al., 2010; Robertson, 2004)
Thermal Conductivity (W/cm-K)	4.9	1.4	(Palmieri et al., 2008)
Breakdown field strength (MV/cm)	4	0.3	(Palmieri et al., 2008)
Electron saturated drift velocity (x 10 ⁷ cm s ⁻¹)	2	1	(Palmieri et al., 2008)

Table 2.1: Material properties between Si and SiC

Three main concerns are necessary to ensure the high performance of SiC MOS power devices; namely breakdown voltage (V_B), leakage current density (J) and operating temperature. These concerns are governed mainly by the gate dielectric sandwiched between a gate electrode and the SiC substrate as it may affect the performance and reliability of the device (Lori et al., 1999). The gate dielectric which forms between a gate electrode and SiC substrate must show great electrical properties such as low J, high V_B , high electrical field (E) and can withstand high operating temperature (> 600°C) (Moon et al., 2010; Weng et al., 2006).

Radio frequency (RF) magnetron sputtering technique is a well known method in the field of thin film deposition technology. The RF magnetron sputtering deposition technique is a process whereby an atom on the surface of a solid target is ejected due to the oxide target being bombarded by an inert plasma or a metal target being bombarded by an energetic particle (Wong et al., 2010). This deposition technique can provide a large deposition area within a short period and it is inexpensive (Swaroop et al., 2008; Lee et al., 2004).

1.2 Problem statement

Currently, the best gate oxide used in SiC based MOS devices is nitrided SiO₂ (Lim et al., 2010; Moon et al., 2010; Ranbir, 2006). However, there are still some problems which are preventing large scale usage of nitrided SiO₂ as a gate dielectric (Moon et al., 2010; Cheong et al., 2007). The three main problems are high dielectric semiconductor interface trap density (D_{it}), high J and relatively low k of the material. Due to the k value of SiO₂ (k = 3.9) is much lower when compared with SiC (k = 10), the E across the SiO₂ layer is 2.5 times higher than that in SiC (Tanner et al., 2007; Cheong et al., 2007). This indicates that the MOS device can only operate at E far below the breakdown field of SiC. Thus, the advantages of high E of SiC can be employed.

Over the past decades or so, many researchers have focused on finding solutions to overcome these issues. One approach to overcome this issue is to replace the existing low k nitrided SiO_2 with a high k dielectric material. Lately, numerous high k gate dielectric materials such as Al_2O_3 (Cheong et al., 2007; Avice et al., 2005), oxidized Ta₂Si (Perez et al., 2004; Perez et al. 2006), TiO₂ (Weng et al., 2009; Weng et al., 2006), Gd₂O₃ (Fissel et al., 2006), HfO₂ (Cheong et al., 2007; Wolborski et al., 2007), AlN (Olszyna et al., 2001; Tin et al., 1997; Aboelfotoh et al., 1996),

AlON (Wolborski et al., 2009; Hosoi et al., 2009), CeO₂ (Lim et al., 2010), La₂O₃ (Moon et al., 2006) and Pr_2O_3 (Henkel et al., 2008; Goryachko et al., 2004) have been investigated on SiC based MOS devices using various deposition techniques. In order to explore promising candidates for high k dielectric material, three important aspects need to be considered when selecting a high k dielectric material such as dielectric material properties, gate structure and the dielectric material fabrication process itself (Robertson, 2004; Wild et al., 2001).

Among all the high k dielectric materials studied thus far, cerium oxide (CeO₂) appears as a strong potential candidate to replace nitride SiO₂. CeO₂ is considered as a good high k dielectric material because it shows novel material properties such as large band gap (~ 6 eV) (Ta et al., 2008), high dielectric constant (k = ~ 23-52) (Chiu, 2008; Yamamoto et al., 2005) and a high refractive index (n = 2.2-2.8) (Chiu, 2008; Barreca et al. 2003).

In general, electrical properties of a high k dielectric can be improved by performing a post deposition annealing process (PDA) (Quah et al., 2010; Lim et al., 2010; Fukuda et al., 1998; Pan et al., 2008). The scheme of PDA, namely temperature, ambient and time must be well controlled and optimized in order to obtain the necessary improvement. The positive effect of PDA has been reported in many papers such as in metal-organic decomposed (MOD) CeO₂ thin film on n-type Si and SiC in argon (Ar) ambient (Lim et al., 2010; Quah et al., 2010), oxidation of sputtered ZrO_2 thin film on n-type SiC (Kurniawan, 2009) and in reactive sputtered Sm_2O_3 thin film on Si (Pan et al., 2008).

In this work, the RF magnetron sputtering technique has been used to deposit the CeO₂ thin film on Si and 4H-SiC substrates respectively. Then, PDA was performed to improve the physical and electrical properties of CeO₂ thin film. Up to date, the characteristics of RF magnetron sputtered CeO₂ thin film on Si and SiC substrate at different PDA temperatures in Ar ambient has yet to be investigated. Therefore, the effects of different PDA temperatures (400, 600, 800 and 1000^oC) in Ar ambient on the electrical and physical properties have been investigated systematically.

1.3 Objectives of the research

The main aim of this research is to investigate deposited CeO_2 thin films on Si and SiC substrates by RF magnetron sputtering technique. Several objectives are selected to achieve this purpose are listed below:

- To investigate the effect of the PDA temperatures (400, 600, 800 and 1000° C) in Ar ambient on CeO₂ thin films deposited on Si and SiC substrates.
- To perform suitable physical and electrical characterizations on the properties of the CeO₂ thin films on Si and SiC substrates.

1.4 Scope of the study

In this study, the RF magnetron sputtering technique is selected to deposit CeO_2 thin films on Si and SiC substrates. The effect of PDA temperatures (400, 600, 800 and 1000°C) in Ar ambient for 30 minutes is studied systematically. PDA more than 1000°C is not performed in this work due to it may cause surface reconstructions on the SiC surfaces (Harris et al., 1997). At temperature more than

1000°C The Si will have a tendency to decompose from SiC and cause the graphitization (Harris et al., 1997). This happen may degrade the quality of the SiC surface. Thus, the performance of the MOS devices may be influenced by the graphitization.

The physical characterization are carried out by analysis the surface morphology, root mean square (RMS) surface roughness, surface topography and the orientation of the CeO₂ thin films. Meanwhile, the electrical characterization of CeO₂ thin films are conducted by analysis the capacitance-voltage (C-V) curve, flat band voltage shift (ΔV_{FB}), effective oxide charge (Q_{eff}), interface trap density (D_{it}), total interface trap density (D_{total}), dielectric constant (k), leakage current density-voltage (J-V) curve, leakage current density-electric field (J-E) curve and the barrier height (Φ_B).

1.5 Thesis organization

This thesis is organized into five main chapters. Chapter one (introduction) briefly introduces the research background, problem statement, objectives of the research and scope of the study. Chapter two (literature review) discusses the theoretical background of this research. Chapter Three (materials and methodology) presents the materials and instruments used to produce the CeO_2 thin films on Si and 4H-SiC substrates, explains the experimental procedures and the characterization techniques that are used to conduct in this research. Chapter four (results and discussions) elucidates the results obtained from the experimental work and discusses the outcome of the results. Chapter five (conclusion and recommendation)

presents the conclusion of the results obtained in this research. The recommendations for further studies also are included in this chapter.

CHAPTER 2

LITERATURE REVIEW

2.1 Metal oxide semiconductor (MOS) capacitor

2.1.1 Introduction

MOS structure consists of three layers, which are gate oxide, semiconductor substrate and metal contact layer. MOS structure is one of the useful devices and widely used as a core structure in electronic devices (Schroder, 2006; Donald, 2006). Furthermore, MOS capacitor is extensively used as a device to study the electrical and physical properties of the MOS based devices (Sze et al., 2007). Figure 2.1 presents the structure of MOS capacitor, which consists of an oxide layer that acts as gate dielectric, a semiconductor that acts as substrate and a metal layer that acts as gate electrode.



Figure 2.1: Metal oxide semiconductor (MOS) capacitor (Sze et al., 2007).

2.1.2 Operation of the MOS capacitor

The energy band diagram of ideal MOS capacitors without any bias is shown in Figure 2.2. The ideal MOS capacitor has the following properties such as: (1) the oxide layer acts as a perfect insulator with no current flowing through the oxide layer under all biasing conditions/resistivity of the oxide layer is infinite (Sze et al., 2007).; (2) no charges exist in oxide layer or at the interface between oxide/semiconductor and (3) the metal gate must be thick enough to act as conduction region under all biasing conditions (Sze et al., 2007; Schroder, 2006).



Figure 2.2: Energy band diagram for an ideal n-type MOS capacitor at Vg = 0 V (Sze et al., 2007).



Figure 2.3: Energy band diagram for an ideal n-type MOS capacitor under accumulation condition (Sze et al., 2007).



Figure 2.4: Energy band diagram for an ideal n-type MOS capacitor under depletion condition (Sze et al., 2007).



Figure 2.5: Energy band diagram for an ideal n-type MOS capacitor under inversion condition (Sze et al., 2007).

When an ideal n-type MOS capacitor is applied with positive bias (Vg > 0), an accumulation condition is obtained. Positive charges are occurs on the metal gate area due to Vg > 0. In this condition, the Fermi energy (E_F) of semiconductor substrate is higher than the E_F of a metal gate layer. Hence, the valence band edge (E_V) bends upward and is closer to the E_F (Figure 2.3). There are great amount of electrons (majority carrier) located near the interface of oxide/semiconductor in this condition.

When an ideal n-type MOS capacitor is applied with small negative bias (Vg < 0), a depletion condition is obtained. Small amount of the negative charge occurs on the metal gate area due to Vg < 0. In this condition, E_V bends downward (Figure 2.4). This occurs owing to E_F of the semiconductor substrate is lower than the E_F in metal gate. Under this condition, the majority carrier (electron) that is located near

the oxide/semiconductor interface is less than the doping concentration of the semiconductor (Sze et al., 2007).

As a larger negative bias is applied to n-type MOS capacitor (Vg $\ll 0$), inversion condition appears (Figure 2.5). In this condition, the amount of the holes (minority carrier) is larger than the electrons (majority carrier) near the interface of oxide/semiconductor. The E_F of the semiconductor substrate becomes lower than the E_F in the metal gate as compared to that of depletion condition (Sze et al., 2007).

2.2 Development of the gate oxide on MOS based device

2.2.1 Needs of high k dielectric on SiC substrate

The limitations of SiO_2 gate on SiC have prompted the search of an alternative gate dielectric in order for high power MOS devices to be operated near the breakdown field of SiC. The blocking voltage of SiO_2/SiC devices is limited by the gate dielectric breakdown field instead of the SiC breakdown field (Lim et al., 2010; Tanner et al., 2007; Cheong et al., 2007). The most promising approach to address this issue is by replacing the relatively low k SiO_2 with a high k dielectric material. The requirements of selecting a high k dielectric material deposited on SiC substrate will be reviewed in the next subsection.

2.2.2 High k dielectric requirements

Three important aspects need to be considered when selecting a high k dielectric material, namely: dielectric material properties, gate structure and dielectric material fabrication process (Robertson, 2004; Wilk et al., 2001). These three aspects may eventually influence the electrical and electronic performance of a

MOS device. Table 2.1 shows key requirements of three important aspects while Figure 2.6 shows the correlation between 3 main aspects with the electrical and electronic performance of the MOS device and their key requirements.

Aspect	Key Requirements	Reference
Dielectric material properties	 High k dielectric value (~ 10 to 30) High band offset with SiC Wide band gap Thermodynamic and kinetic stable at the gate stack interface Have good interface quality 	Robertson, 2004; Wilk et al., 2001; Chin et al., 2011
Gate structure	 Structure A: single layer (eg: CeO₂/SiC) Structure B: stacking layer (eg: HfO₂/SiO₂/SiC) Structure C: stacking layer (eg: Pr_XO_Y/AlON/SiC) Structure D: stacking layer (eg: Al₂O₃/SiN/SiO₂/SiC) 	Moon et al., 2010; Lim et al., 2010; Cheong et al., 2007; Henkel et al., 2008
Dielectric material fabrication process	 Deposition technique Oxidation condition Thermal annealing process 	Lim et al., 2010; Tanner et al., 2007; Perez et al., 2004; Moon et al., 2006; Zhao et al., 2006

Table 2.1: Key requirements of three important aspects.



Figure 2.6: Correlation between the 3 main aspects with electrical and electronic performance of MOS devices and its key requirement.

Based on Table 2.1, the new high k dielectric material must show an excellent material property such as high k dielectric value, wide band gap, and large band offset with SiC, thermodynamic and kinetically stable with the gate stack interface and a good interface quality. All these key requirements are important when selecting a promising high k dielectric material.

There are four types of gate structure that have been reported (Figure 2.7). Structure A consists of a single layer of high k dielectric material directly deposited on SiC substrate (high k dielectric/SiC). Structures B and C both are structures with stacking layers on SiC, with structure B having a high k dielectric material deposited on a thermally grown SiO₂ on SiC. The grown SiO₂ acts as a buffer layer on SiC (high k dielectric material/SiO₂/SiC). For structure C, the high k dielectric material is used as a buffer layer instead of using SiO₂ (high k dielectric material/high k dielectric material/SiC). Structure D consists of 3 layers (high k dielectric material/reaction barrier layer (RBL) (SiN)/SiO₂) on top of a SiC substrate, which Figure 2.7 illustrates four kinds of the gate structure.

			
Structure A	Structure B	Structure C	Structure D
High k/SiC	High k/SiO ₂ /SiC	High k/High k/SiC	High k/RBL/SiO ₂ /SiC
Metal High k	Metal High k	Metal High k	Metal High k dielectric
dielectric	dielectric	dielectric	RBL (SiN)
Silicon	SiO ₂ buffer layer	High k dielectric	SiO ₂ buffer layer
	Silicon	Silicon	Silicon carbide
Hoong et al., 2009	Cheong et al., 2007	Henkel et al., 2008	Moon et al., 2010

Figure 2.7: Schematic diagram of four different MOS gate structure.

The dielectric material must be able to be produced by a main stream MOS processing technology. The deposition, oxidation techniques and annealing receipts are among the three key requirements in producing a good layer of high k dielectric material. To ensure the deposited high k dielectric material shows an excellent property, critical understanding (chemical reaction and process fabrication) of each deposition technique is needed. Different deposition techniques may affect crystal structures, interface quality and electrical performance of a high k dielectric material. The papers presented by the researchers (Weng et al., 2009; Wolborski et al., 2009; Hoong et al., 2009; Lim et al., 2010) indicated that the thermal annealing could

improve electrical performance of a device and reduced the electrical defects of the deposited high k dielectric material.

The electrical and electronic performances of a MOS device are deeply influenced by the three aspects stated above, as illustrated in Figure 2.6. The MOS device deposited with a selected high k dielectric material must show a low J (to avoid power consumption and gate oxide reliability), high E and V_B (maximize the use of SiC substrate for high power application), have equivalent or higher capacitance value than SiO₂/SiC structure and less electrical defects (Mahapatra et al., 2009; Cheong et al., 2007; Tanner et al., 2007; Robertson, 2004; Zhao et al., 2006). In the next sub-section, the high k dielectric materials deposited on SiC substrate by various deposition techniques, oxidation and annealing condition will be discussed.

2.2.3 Alternative high k dielectric materials as gate oxide on SiC substrate

In the past few years, there have been extensive works and developments on high k dielectric material on SiC substrate. Many engineering journals, technical papers and technical conferences had reported various high k dielectric materials on SiC substrate using various deposition techniques. This demonstrated the importance of high k dielectric material in the future to replace existing SiO₂/SiC structure in MOS devices. The selected high k dielectric material must fulfil the key requirements illustrated in Table 2.1 before it can be considered as a good high k dielectric material used on SiC substrate. In this section, the deposition techniques, annealing condition and electrical characteristics of various high k dielectric materials on SiC are elucidated. The high k dielectric materials discussed below as promising candidates to replace SiO₂ layer on SiC are tantalum pentoxide (Ta_2O_5), aluminum oxide (Al_2O_3), aluminum oxynitride (AlON), aluminum nitride (AlN), hafnium oxide (HfO₂), gadolinium oxide (Gd₂O₃), lanthanum oxide (La₂O₃), titanium oxide (TiO₂), cerium oxide (CeO₂) and praseodymium oxide (Pr₂O₃).

2.2.3.1 Tantalum Pentoxide (Ta₂O₅)

Ta₂O₅ is considered as a valuable candidate as high k dielectric material to replace SiO₂ due to its excellent material properties such as high k dielectric constant (25-57) (Perez et al., 2004; Zhao et al., 2006) and have good thermal and chemical stabilities (Zhao et al., 2006). Moreover, Ta₂O₅ also demonstrated good result as dielectric used in dynamic random access memories (DRAM) as well as gate dielectric material on Si system (Perez et al., 2004; Zhao et al., 2006).

Based on Zhao et al. (2006) work, the Ta₂O₅ (~ 60 nm) was sputtered on 4H-SiC using pulse DC magnetron sputtering system. This process took place by sputtering the tantalum target in a chamber with mixture of pure Ar and O₂ gases at room temperature. After the deposition process, the sample was subjected to annealing process (O₂ at 900°C for 30 minutes). Two gate structures were fabricated in this work (Ta₂O₅/4H-SiC and Ta₂O₅/SiO₂/4H-SiC). Results obtained in this work demonstrated that the Ta₂O₅/4H-SiC structure showed high leakage current density (J) as compared with Ta₂O₅/SiO₂/4H-SiC structure. This happened owing to the small band gap of Ta₂O₅ that resulted in a small band offset between the Ta₂O₅ and 4H-SiC which eventually caused large J. Besides that, the Ta₂O₅/SiO₂/4H-SiC structure that went through the annealing process obtained small hysteresis, small amount of slow trap density (STD), small flat band voltage shift (ΔV_{FB}) and interface trap density (D_{it}) as compared to the as-deposited structure. This indicated that the annealing process was able to reduce the defects on the oxide layer and improved the quality of the Ta₂O₅/SiO₂ interface.

Perez-Tomas et al. (2004) produced the Ta_2O_5 layer by sputtering the Ta_2Si target to deposit a thin layer of Ta_2Si on the 4H-SiC surface and then oxidized in pure O_2 ambient at various temperatures [750 & 850°C (120 minutes), 950°C (90 minutes) and 1050°C (60 minutes)]. Annealing process was done on the samples oxidized at 850 and 950°C (N₂ ambient at 950 and 1050°C). According to the AFM result obtained in this work, the surface roughness of the Ta_2O_5 layer decreased as the oxidation temperature increased. The k obtained in this work was ~ 20. In this work, sample that was oxidized at 850°C (and annealed at 950°C (60 minutes) and annealed again at 1050°C (60 minutes) had the lowest D_{it} value if compared with other annealed sample (just annealed once at 950°C). This demonstrated that high temperature annealing initially reduced the defects in the oxide layer and improved the reliability of the oxide layer. Furthermore, this work also demonstrated that thermal oxidation of Ta_2Si as a promising alternative method to produce Ta_2O_5 layer on 4H-SiC substrate.

Another work was reported by Perez-Tomas et al. (2006) using the same technique stated above to deposit a Ta₂Si thin layer. In this work, Perez-Tomas studied the effects of oxidation ambient (O_2 and N_2O) and oxidation time (5 minutes and 60 minutes) for Ta₂Si layer on 4H-SiC at 1050°C. Sample oxidized at O_2 ambient with longer time (60 minutes) had the best electrical characteristics as compared with another 2 samples (O_2 and N_2 ambient with 5 minutes oxidation time). Sample with longer oxidation time (60 minutes) in O_2 ambient demonstrated lowest D_{it} and J, small ΔV_{FB} and highest V_B and E as compared with others samples. As conclusion, the performance of oxidation in O_2 was better than in N_2O environment under same annealing condition while sample with longer oxidation time in O_2 ambient showed less interface defects in the oxide layer due to good electrical characteristics.

Investigation of direct sputtered Ta₂Si on 4H-SiC or SiO₂/4H-SiC structure was reported by Perez-Tomas et al. (2008). 50 nm thick Ta₂Si thin layer had been deposited on 4H-SiC (O-Ta₂Si) and SiO₂ (SiO₂/O-Ta₂Si). After the deposition, samples were sent for oxidation process (O₂ ambient at 1050°C for 60 minutes) followed by annealing process for 60 minutes at 950°C in Ar ambient. Both structure showed smooth surface obtained from AFM images. The O-Ta₂Si structure showed lowest D_{it} value as compared with SiO₂/O-Ta₂Si structure whiles the lowest J value and highest breakdown voltage was gained by SiO₂/O-Ta₂Si structure.

Figure 2.8 illustrates the comparison of leakage current density-voltage (J-V) characteristics of various experiments conducted by researchers. It can be noticed that research conducted by Perez et al. (2008) shows the lowest J and high V_B as compared with other experiments.

19



Figure 2.8: Comparison on J-V characteristics of Ta_2O_5 on SiC substrate reported in literatures. The data obtained from literatures were adapted as accurately as possible using a linear approximation (Perez et al., 2005; Perez et al., 2006; Perez et al., 2008; Perez et al., 2006).

Figure 2.9 presents D_{it} characteristics of Ta_2O_5 on SiC substrate reported by researchers. The D_{it} value obtained from researches were between 1 x 10¹¹ cm⁻² V⁻¹ and 1 x 10¹² cm⁻² V⁻¹ at Ec-E = 0.5 eV. This indicated that the Ta_2O_3 demonstrated low D_{it} value when deposited on 4H-SiC and this eventually would help to improve the J and V_B of the device.



Figure 2.9: Comparison on D_{it} characteristics of Ta_2O_5 on SiC substrate reported in literatures. The data obtained from literatures were adapted as accurately as possible using a linear approximation (Zhao et al. 2006; Perez et al., 2004; Perez et al., 2006; Perez et al., 2008).

2.2.3.2 Hafnium Oxide (HfO₂)

 HfO_2 appears as attractive high k dielectric material to replace traditional SiO_2 as gate oxide since it shows high dielectric constant (~ 20-25) (Tanner et al., 2006) and demonstrated good electrical characteristics on Si system (Tanner et al., 2006). Furthermore, many techniques can be used to deposit the HfO_2 on the SiC substrate (Hoong et al., 2009; Tanner et al., 2006; Wang et al., 2008).

Hino et al. (2006) reported that HfO_2 could be deposited on 4H-SiC using metal organic chemical vapour deposition technique (MOCVD). In this work, an effect of various deposition temperatures (190, 240, 280 and 400°C) on

characteristics of HfO₂ was investigated. Low temperature deposition (190°C) of the HfO₂ showed low J (> 10⁻⁴ A/cm²) as well as had low D_{it} (2 x 10¹² eV⁻¹ cm⁻² at 0.2 V) value when compared with the thermally grown SiO₂/SiC structure. Additional, the X-ray photoelectron spectroscopy (XPS) result illustrated that less SiO_x (x < 2) bonds were obtained from sample deposited at 190°C as compared with sample deposited at 400°C.

Based on the paper presented by Wolborski and co-researchers (Wolborski et al., 2007), HfO₂ was deposited directly on 4H-SiC substrate and on thermally grown SiO₂/4H-SiC structure using atomic layer deposition (ALD) technique at 250°C. Thicknesses of thermally growth SiO₂ were 8 nm and 13 nm, respectively. The stacking structure (HfO₂/SiO₂/4H-SiC) demonstrated better results as compared with the single structure (HfO₂/4H-SiC). The highest electric breakdown field was achieved by stacking structure with 8 nm SiO₂ (6.6 MV/cm) as compared with 13 nm SiO₂ (4.0 MV/cm) and single structure (6.2 MV/cm). This indicated that the thickness of the SiO₂ buffer layer used must be less than 13 nm to achieve better electrical performance. However, the result shows that the stacking structure was not suitable to be used for high temperature. This was due to when operated at temperature more than 400°C; a reaction between SiO₂ and HfO₂ was performed at this temperature and eventually would affect the electrical performance of the device. Nevertheless, the successful of the good quality SiO₂/SiC interface had reduced the D_{it} and J.

Sol-gel spin on coated HfO_2 thin film on 4H-SiC was reported by Wang and Cheong (Wang et al., 2008). The effect of different annealing temperatures (550, 750

and 850°C) in Ar ambient for 30 minutes on physical and electrical characteristics of HfO_2 was studied. As the annealing temperature increased from 750°C to 850°C, a phase transformation from monoclinic phase HfO_2 to orthorhombic phase HfO_2 was observed from XRD. The refractive index obtained in this work ranged from 1.83 to 2.13. Sample annealed at 700°C revealed best device performances owing to lowest J and D_{it} value, highest refractive index and k as compared another two annealed samples. Vice versa, the sample annealed at 850°C demonstrated worst oxide reliability.

Electrical characteristics of the HfO₂ thin film on 4H-SiC deposited using solgel spin on coating technique at different annealing temperatures (850, 950 and 1050°C) for 30 minutes in forming gas (5% H₂ in 95% N₂) had been investigated by Hoong and Cheong (Hoong et al. 2009). All samples demonstrated negative ΔV_{FB} indicated the occurrence of positive effective oxide charge (Q_{eff}) in the oxide layer. Sample annealed at 850°C demonstrated the lowest total interface trap density (D_{total}) and D_{it} value. This eventually influenced the J value, in which sample with the lowest annealing temperature (850°C) had the least J value. Results obtained in this work show that, J value increased as the annealing temperature increased.

Interface and carrier transport behavior in Al/HfO₂/SiC structure using electron beam deposition (E-Beam) technique was reported by Mahapatra and coauthors (Mahapatra et al., 2009). In this study, a metallic Hf was evaporated by E-Beam to produce a thick layer of HfO₂ (25 nm) on SiO₂/SiC structure. After deposition, sample was sent for oxidation (O₂ for 60 minutes at 650°C). The D_{it}, barrier height (Φ_B) and oxide trap charge gained from this experiment were ~ 7 x $10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ at Ec-E = 0.2 eV, ~ 1.5 eV and ~ 4.8 x 10^{11} cm^{-2} , respectively.

Cheong et al. (2007) investigated the electronic performance of stacking gate dielectric of HfO₂/nitrided SiO₂/4H-SiC. 13 nm HfO₂ layer was deposited on nitrided SiO₂/4H-SiC structure using ALD technique. 3 different thicknesses (2, 4 and 6 nm) of the nitrided SiO₂ were formed between the HfO₂ layer and 4H-SiC substrate. Stacking structure with different thickness of nitrided SiO₂ showed low hysteresis and Q_{eff} value as compared with single structure (HfO₂/4H-SiC). This proposed that STD and ΔV_{FB} in the stacking structure was much lower than the single structure. The improvement of stacking structure as compared with the single structure was a result of the difference in conduction band offset of HfO₂/SiC and HfO₂/SiO₂/4H-SiC. Among different thicknesses of the nitride SiO₂ layer, nitrided SiO₂ with 6 nm thick presented the lowest D_{it}, D_{total} and Q_{eff} value and the highest dielectric reliability and E as compared with other stacking samples.

Figure 2.10 shows comparison on leakage current density-electric field (J-E) characteristics of HfO₂ on SiC reported by researches. Research conducted by Cheong et al. (2007) illustrated the lowest J value and the highest E as compared with other works. It was observed that by applying a layer of SiO₂ between the HfO₂ and SiC substrate, it could improve the electrical performance of the device as compared without the SiO₂ layer.