

BRIEF: FABRICATION PROCESSES OF SILICON-ON- INSULATOR AND LATERAL BIPOLAR TRANSISTORS

**Osama S Hamad¹, Othman Sidek¹, Mahfoozur Rehman¹, Kamarulazizi Ibrahim²,
Magdy H.Mourad²**

School of Electrical and Electronic¹ and Nano-Optoelectronic Research Laboratory,
School of Physics², Universiti Sains
Malaysia, 11800 Penang, MALAYSIA

Hammad762008@yahoo.com

ABSTRACT: Silicon on Insulator (SOI) has long been the forerunner of the CMOS technology in the last decade offering superior CMOS with higher speed, higher density, and excellent radiation hardness and reduced second order effects for submicron VLSI applications. The traditional SOI structure consists of a silicon dioxide layer sandwiched between a top thin silicon layer in which devices are built and the silicon substrate. Silicon-On-Insulator materials differ from normal bulk in that an insulating layer is present underneath the active device layer. The formation of a device quality single crystal silicon layer on top of the insulator is not a simple task. Over the years, various methods have been developed and they are briefly described in this paper. However, the purpose of this paper is to review the fabrication process of bipolar junction transistors (BJT) on thin film Silicon on Insulator (TFSOI) wafer. As results, it can be concluded that fabricating, the base, emitter and collector regions of bipolar transistors will be accessible at the top surface of thin film silicon on insulator substrate. Additionally, fabrication bipolar junction transistors by using planar process easier to be made inside laboratory's school of physics USM.

Keywords: Silicon-On-Insulator (SOI), Thin film silicon on insulator (TFSOI), Bipolar junction transistors (BJTs).

1. INTRODUCTION

A basic SOI structure consists of a thin Silicon film over an insulating layer on top of a bulk Silicon substrate as shown in Figure (1). The top Silicon layer is used for active devices while the bottom bulk Silicon substrate acts as a mechanical support. Because the sandwiched insulating film is normally Silicon dioxide, it is also known as buried oxide (BOX). Other types of buried dielectric films have been considered and will be discussed in a later section. Some prominent advantages of SOI active circuit elements include radiation hardness, high-temperature operation, reduced junction capacitance(giving faster speed) eliminated circuit latch-up, and low power consumption (low voltage power supplies) for scaled devices (El-Kareh *et al.*, 1995;

Colinge *et al.*, 1991; Hurley *et al.*, 1995; Colinge, 1995; Colinge, 1994) . Thought, the aforementioned features are in general motivation for SOI structures to be explored, manufacturability and cost must further merit the SOI technology (EI-Kareh *et al.*, 1995; Nowak *et al.*, 1994; Hosack, 1993; Brady and Haddad, 1993; Hwang 1993). The most commonly used thin-film SOI techniques to prepare SOI wafer are: SIMOX (separation by implantation of oxygen), BESOI (wafer bond and etch-back), and BSOI with “smart-cut” separation, and ZMR (zone melt re-crystallization). Both SIMOX and BESOI wafers are commercially available. SIMOX wafers are sold by IBIS technology in USA and by SOITECH in France, while BESOI wafers are sold by Hughes Danbury optical systems (Hosack, 1993). The smart-cut technology has yet to reach major commercial applications. Another SOI technique is device islands of SOI by the use of SEG/ELO (selective epitaxial growth/epitaxial lateral overgrowth) (Neudeck *et al.*, 1997). Much like the improvements made to bulk Silicon material over the decades, SOI films must also reach the same, if not better, material quality than that of bulk Silicon. Hence, important factors to SOI films are film quality, defect density, final film thickness, and thickness control (EI-Kareh *et al.*, 1995). These factors will be addressed in the next two sections for, SEG/ELO SOI and Zone Melting Recrystallization (ZMR) techniques.




Figure 1. EDX Picture of Thin Film SOI

2. SOI by using SEG and ELO

Epitaxial growth of silicon can be blanket, such as in some standard CMOS and bipolar processes, or selective. In a selective epitaxial growth of silicon (SEG), single crystalline growth occurs in “seed” windows while little or no nucleation occurs on the

oxide islands. Figure (2-a) shows the process steps to SEG growth. Silicon dioxide is an excellent dielectric material for both masking and insulation. If SEG continues to beyond the thickness of the oxide mask, the silicon epitaxy will self-seed and continue to grow laterally over the oxide regions as well as vertically. Hence, the structure of growth becomes ELO (epitaxial lateral overgrowth) as shown in figure (2-b). SEG/ELO is grown at 800⁰- 1000⁰C in 40-150 Torr CVD reactor and has an average growth rate of 0.1-0.25 μ m/min (Friedrich and Neudeck, 1989; Neudeck, G.W, 1990). The chemical gases normally employed include SiH₂Cl₂, HCl, and H₂; SiH₂Cl₂ and HCl mostly determine epitaxial growth rate. Because deposition of Silicon epitaxy must occur at the growth front while etching/removal of nucleation on the oxide islands occurs, nominal ratio of lateral growth rate to vertical growth rate is approximately one. Immediately, one can see that the ELO structure resembles an SOI structure (Neudeck, G.W, 1990). Unlike SIMOX and BESOI mentioned above, an ELO structure is selective to regions needing SOI films. This provides maximum flexibility in using the best combination of bulk devices in the SEG and SOI devices in the ELO-SOI regions. This is especially true for 3-D devices (Friedrich and Neudeck, 1989; Neudeck, 1990; Glenn *et al.*, 1992) as they noted that the ELO-SOI structure is not completely isolated from the bulk substrate because of the SEG as shown in figure (2-b). Therefore, a fully planarized method was developed to create a completely isolated ELO-SOI structure, from the substrate as well as from adjacent SEG regions (Glenn *et al.*, 1992; Glenn *et al.*, 1992).

Figure (3-c) illustrates completely isolated SOI islands using SEG/ELO. Basically, selected SOI active regions are formed from multiple oxidation and oxide etch, and then SEG is allowed to overgrow until the ELO film the SOI active regions. Using the thick oxide as an etch-stop, excess ELO is chemical-mechanical polished (CMP) (Fury, 1995). Because the epitaxy is growth over the oxide surfaces, the SOI active region thickness is pre-defined by the thickness of two oxide growths. Thus, thin film SOI islands are possible as long as the CMP process tightly controls the surface defects. Defect density in the SOI islands generated from SEG/ELO growth has been observed to be below 300/cm² (Kessler *et al.*, 1995; Neudeck, 1997). However, epitaxy quality is not the only concern in SEG/ELO growth. In addition, the interface between SEG and the surrounding oxide (Bashir *et al.*, 1995) and the degradation of oxide in SEG ambient (Friedrich & Neudeck, 1989; Neudeck, 1990) Bashir *et al.*, 1995) are important to

prevent any current leakage path at epitaxy/SiO₂ interfaces in active regions. SEG sidewall defects have been investigated to be mainly due to the mismatch of the thermal expansion of oxide to the SEG, which can be improved (Bashir *et al.*, 1995). However, nitridation of oxides has recently been found to reduce both the SEG sidewall defects (Sherman, 1995) as well as resistance to oxide degradation in the SEG ambient (Fultz & Neudeck, 1995).




Figure 2. Cross sections of (a) SEG growth, (b) ELO growth, and (c) SEG/ELO with CMP planarization forming completely isolated SOI

3. Zone Melting Recrystallization (ZMR)

ZMR technology produces SOI structure by recrystallization of polysilicon film, deposited on oxidized silicon wafers as shown in figure (3). In the ZMR process thermal oxide (1-2 μm thick) is first grown on a bulk-silicon substrate, followed by deposition of LPCVD amorphous or polycrystalline silicon film (0.5-1.0 μm thick) on the thermal oxide. The whole structure is capped with a 2 μm thick layer of deposited thermal oxide covered by a thin nitride (Si₃N₄) layer. A molting zone, created by lamp, a graphite strip heater, an electron beam, or a laser, is scanned across the entire Silicon wafer. As a result, full liquid-phase recrystallization of Silicon wafer can be carried out in a single pass. Optimization parameters are the thickness of the oxide, Si film and capping layer,

scanning speed and direction, seed interdistance, and heating power. Several stages are identified by increasing the heating

- 1) Silicon melting over oxide
- 2) Melting of silicon film at temperature at the top of the seed
- 3) Substrate melting underneath the seed
- 4) Substrate overheating below oxide

The advantages of the ZMR process are the production of 3D integrated circuit that includes multifunctional operation, facilitation of parallel processing, optical sensing functions, and high speed.




Figure 3. Process flows for Zone –Melting and Recrystallization

4. Fabrication Processes

The planar process is made possible due to the fact that silicon dioxide (SiO_2) may be grown on the silicon substrate and then selectively removed from designated areas through photolithographic and etching techniques. The oxide effectively keeps any doping impurities from diffusing into the areas it covers and thus permits the formation

of P or N regions over well defined areas on the substrate's surface. The oxide also serves to protect the junctions where they reach the surface of the sample from the surface contamination and it also isolates the three contacts from each other. Silicon dioxide (SiO_2) is excellent insulator. Figure (4) shows the process steps required for the formation of a diffused SOI bipolar junction transistor. These are the steps that will be followed during our experiments in the physics lab. It will begin with the thin film Silicon-On-Insulator wafer (TFSOI) on which a layer of silicon dioxide is grown. The sample is then coated with photoresist, which is subsequently exposed through the "base mask" (mask #1) and developed. The SiO_2 is then etched away from the base-diffusion region and remaining photoresist is stripped from the surface. Boron is diffused into the open "window" to form the P-type base and surface is then re-oxidized. Using photolithography once again, the oxide is removed from those regions in which phosphorus is to be diffused using (mask #2) to form the N-type emitter and collector regions. Once phosphorus has been diffused to appropriate depth, the entire surface of the transistor is re-oxidized in preparation for metallization step. The sample is coated with photoresist once more, which is as before exposed through the metallization mask (mask #3) and developed. This time, after the oxide etched away from the designated areas, the photoresist is not removed from the sample's top surface. Aluminum is evaporated onto the entire surface with the resin still on it and the excess Al, which does not cover any contact area, is "floated off". This is done chemically with a solution that "swells up" the resin and dislodges the aluminum from the non-contact areas. This process is known as lift-off. After this process, aluminum is left only in the base, emitter and collector contact regions. The contacts are then alloyed to the Si substrate and device performance is finally tested.




Figure 4. Subsequent of the steps fabrication process

5. CONCLUSION

Summarizing this paper starting with fabrication methods of SOI wafer, we have seen that silicon – on- insulator could be produced using SIMOX, BESOI, SEG and ELO. During the work of this paper, we have reviewed the steps of fabrication bipolar transistors on thin film SOI by using planar structure and discussed that the Silicon-On-Insulator (SOI) fabrication process is quickly becoming the answer to the technical challenges facing the integrated circuits (IC) industry.

5. REFERENCES

1. El-Kareh, B., Chen, C., and Stanley, T. (1995). "Silicon On Insulator- An Emerging High-Leverage Technology," IEE Transistor on Components, Packaging, and Manufacturing Technology–PartA, Vol.18, No. pp.187-194.
2. Colinge, J-P. (1991). Silicon-On-Insulator: Material To VLSI; Chapter4: SOICMOS Technology, "Norwell, Massachusetts: Kluwer Academic Publishers.
3. Hurley, R. E. and Gamble, H. S. (1995). "Some Recent Advance in silicon Microtechnology and their Dependence on Processing Technique, "Vacuum, Vol. 46, No.3, pp.287-293.
4. Colinge, J-P. (1995). "The Development of CMOS/SIMOX Technology," Microtechnology Engineering, Vol.28, pp.423-430.
5. Colinge, J-P. (1994). "Recent Advances in SOI Technology, "IEDM", pp.817-820.
6. Nowak, E. D., Ding, L., Loh, Y. T.,, and Hu, C. (1994). "Speed Power, and Yield Comparison of Thin Bonded SOI versus Bulk CMOS" Processing 1994 IEEE internationalSOIConference,October, pp.41-42.
7. Hosack, H. H. (1993). "Recent Progress in SOI Materials and Devices for VLSI Applications," Materials Research Society Symposium Processing, Vol. 316, Boston, MA: November29-December3, pp.687-697.

8. Brady, F.T., and Haddad, N.F., (1993). "Manufacturability Considerations for Fully Depleted SOI" 1993 IEEE International SOI Conference Processing, pp. 130-131.
9. Hwang, B-Y., Tsao, J., Racanelli, M., Huang, M., Foerstner, J., Wetteroth,., and Lim, I-S, (1993). "Design and Manufacturing Considerations of a 0.5 μm CMOS Technology on TFSOI," 1993 International SOI Conference Processing, pp.128-129.
10. Guerra, M.A. ,(1990). "The Status of SIMOX Technology," Solid State Technology, Vol.33,No.11,November, pp.75-78.
11. Tiren, J., Bohlin, K.E., and Alestig, G. (1992). "Investigation of Wafer Bonding with BPSG Surfaces," Proc. Of the 1st Int. Symp. On Semiconductor Wafer Bonding: Science, Technology and Application, Electrochemical Society, pp.153-161.
12. Harendt, C., Hunt, C.E., Appel, W., Graf ,H., Hoffinger, B., and Penteker, E. (1991). "Silicon on Insulator Material by Wafer Bonding," J. of Electronic Material, Vol. 20, No.3, pp.267-277.
13. Maszara, W.P., Goetz, G., Caviglia, A., and Mckitterick, J.B. (1988). "Bonding of Silicon Wafer for Silicon on Insulator," J. Applied Physics. Vol.64, No.10, pp.4943-4950,
14. B.H.Lee, C.J.Kang, J.H.Lee, S.I. Yu, K.W.Lee, K.C.Park, and T.E. Shim, "A Novel CMP Method for Cost-Effective Bonded SOI Wafer Fabrication," proc. of IEEE Int. SOI Conf.,pp.60-61,1995.
15. Y.Miyazawa, M. Hashimoto, N. Nagashima, H. Sato, M.Shimano, K.Seno, F. Miyaji, and T. Matsushita, "Bonded SOI with Polish-Stopper Technology for ULSI," IEICE Trans. Electron. Vol. E75-C, No. 12, pp.1522-1528, 1992.
16. C.E.Hunt, and C.A. Desmond, "Thinning of Bonded Wafer: Etch-stop Approaches," proc. Of the 1st Int. Symp. On Semiconductor Wafer Bonding: Science, Technology and Applications,ElectrochemicalSociety,pp.165-173,1992.

17. Ogura, A. (1995). "Highly Uniform SOI Fabrication by Applying Voltage during KOH Etching of Bonded Wafers," *proc. Of IEEE Int. SOI Conf.*, pp. 58-59.
18. Sato, N., Sakaguchi, K., Yamagata, K., Atoji, T., Fujiyama, Y., Nakayama, J., and Yonehara, T. (1995). "High-Quality Epitaxial Layer Transfer (ELTRAN) by Bond and Etch-Back of Porous Si," *proc. Of IEEE Int. SOI Conf.*, pp.176-177.
19. Iyer, S.S., Pitner, P.M., Tejwani, M.J., and Sedgwick, T.O. (1993). "Ultra Thin Silicon on Insulator using Epitaxial Etch stops," *proc. Of the 2nd Int. Symp. On Semiconductor Wafer Bonding: Science, Technology and Applications*, Electrochemical Society, pp. 3-16.
20. Iyer, S.S., Pitner, P.M., Tejwani, M.J., and Sedgwick T.O. (1993). "Ultra Thin Silicon on Insulator using Epitaxial Etch stops," *proc. Of the 2nd Int. Symp. On Semiconductor Wafer Bonding: Science, Technology and Applications*, Electrochemical Society, pp. 3-16..
21. Tong, Q.Y., Feijoo, D., Cha, G., You, H. M., and Gosele, U. (1992). "Etch-Stop Layers in Silicon Produced by Implantation of Electrically Inactive Impurities," *proc. Of the 5th Int. Symp. On Silicon on Insulator Technology and Devices*, electrochemical Society, pp. 384-402.
22. Maszara, W.P., Pronko, P.P. and McCormick, A.W. (1991). "Epi-less Bond-and-Etch-Back Silicon on Insulator by MeV Ion Implantation," *Appl. Phys. Lett*, vol 58, no. 24 pp.2779-2781.
23. Mumola, P.B., Gardopee, G.J., Feng, T., Ledger, A. M., Clapis, P.J., and Miller,P.E. (1993). "Plasma-Thinned Silicon on Insulator Bonded Wafer," *proc. Of the 2nd Int. Symp. On Semiconductor Wafer Bonding: Science, Technology and Applications*, Electrochemical Society, pp.410-422.

24. P.B. Mumola, G.J. Gardopee, P.J. Clapis, C.B. Zarowin, L.D. Bollinger, and A.M. Ledger, "Plasma-Thinned Silicon on Insulator Bonded Wafer," *proc. Of IEEE Int. SOI Conf.*, pp.152-153,1992.
25. A.M. Ledger and P.J. Clapis, "High Speed Whole Film Thickness Mapper," *proc. Of IEEEInt.SOIConf.*, pp.64-65,1993.
26. M. Bruel, B. Aspar, B. Charlet, C. Maleville, T. Poumeyrol, A. Soubie, A.J. Auberton-Herve, J.M. Lamure, T. Barge, F.Metral, and S. Trucchi, " 'Smart-cut': A Promising New SOI Material Technology," *proc. Of IEEE Int. SOI Conf.*, pp. 178-179, 1995.
27. Friedrich, J. A. and Neudeck, G. W. (1989). "Three-Dimensional MOS Process Development," TR-EE 89-7, Purdue University.
28. Neudeck, G. W.; Schubert, P.J.; Glenn Jr., J.L.; Friedrich, J. A.; Klaasen, W. A.; Zingg, R. P.; and Denton, J. P. (1990). "Three Dimensional Devices Fabrication by Silicon Epitaxial Lateral Overgrowth," *Journal of Electronic Materials*, Vol. 19, No. 10, pp1111-1117.
29. Glenn J.L., Neudeck, G. W., Subramanian, C. K., and Denton, J. P. (1992). "Fully Planar Method for Creating Adjacent Self-Isolating Silicon on Insulator by Epitaxial Lateral Overgrowth," *Applied Physics Letter*, Vol. 60, No. 4, January, pp. 483-485.
30. Glenn, J.L. and Neudeck, G. W., (1992). "A Double Self-Aligned Silicon Bipolar Transistor Utilizing Selectively-Grown Single Crystal Extrinsic Contacts," TR-EE 92-46, PurdueUniversity.
31. JFury, M.A. (1989). "Chemical/Mechanical Polishing," *Solid State Technology*, Vol.38, No.4, April1995,pp.47-54.,PurdueUniversity.
32. Basher, R., Neudeck, G. W., Haw, Y., and Kvam, E.P. (1995) "Characterization and Modeling of Sidewall Defects in Selective Epitaxial Growth of Silicon," *Journal of Vacuum Science Technology B.*, Vol.13, No.3, May/June, pp.928-935.

33. Basher, R., Qadri, S. K., Jin, D., Neudeck, G. W., Denton, J. P., Yeric, G., Wu, K., and Tasch, A. (1995). "Degradation of insulators in Silicon Epitaxial Growth (SEG) Ambient," IEEE Electron Devices Letters, Vol. 16, No.9, September, pp. 382-384.

34. Sherman, John, Purdue University—MSt thesis, July 1995.

35. Fultz, W.W. and Neudeck, G.W., "Investigation of Nitrided SiO_2 Dielectric For Epitaxial Lateral Overgrowth Applications," TR-EE95-4, Purdue University, January 1995.