# UNIVERSITI SAINS MALAYSIA 

First Semester Examination
Academic Session 2003/2004

September/October 2003

## EEE 510 - ANALOG INTEGRATED CIRCUIT DESIGN

Time : 3 Hours

## INSTRUCTION TO CANDIDATE:-

Please ensure that this examination paper contains SIXTEEN (16) printed pages with 6 Appendix and SIX (6) question before answering.

Answer FIVE (5) questions.

Distribution of marks for each question is given accordingly.

All questions must be answered in English.
1.



Figure 1
The structure of a high-voltage integrated-circuit npn transistor is shown in plan view and cross section in Figure 1 above. The Emitter Diffusion is 20um X 25um, the Base diffusion is 45 um X 60 um , and the Base-isolation spacing is 25 um . The Collector-Base junction is formed by the diffusion of Boron into an n-type uniformly doped 17 um epitaxial material, with resistivity of $5 \Omega-\mathrm{cm}$ corresponding to an impurity concentration of $10^{15}$ atoms $/ \mathrm{cm}^{3}$

For Saturation current $\boldsymbol{I}_{\boldsymbol{s}}$, where

$$
I_{S}=\frac{q A \bar{D}_{n} n_{i}^{2}}{Q_{B}} \text { and } \frac{Q_{B}}{\bar{D}_{n}}=A \frac{q n_{i}^{2}}{I_{C}} \exp \frac{V_{B E}}{V_{T}}
$$

$\boldsymbol{Q}_{\boldsymbol{B}}$ is the total number of impurity atoms per unit area in the Base, $\boldsymbol{n}_{\boldsymbol{i}}$ is the intrinsic carrier concentration, and $\bar{D}_{n}$ is effective diffusion constant for electrons in the Base of the transistor.
(a) Calculate the Collector-Base capacitance of the device.
(b) Calculate the zero-bias, Emitter-Base junction capacitance of the device.
(c) A Base-Emitter voltage of 550 mV is measured at a collector current of 10uA on a transistor under test with a 100 um X 100 um Emitter area. Determine $\boldsymbol{Q}_{\boldsymbol{B}}$ at $27^{\circ} \mathrm{C}$ for $\boldsymbol{n}_{\boldsymbol{i}}=1.5 \times 10^{10} \mathrm{~cm}^{-3}$ and the electron diffusivity is $13 \mathrm{~cm}^{2} \mathrm{~s}^{-1}$.
2. Derive the complete small signal model as shown in Figure 2 for NMOS transistor with $I_{D}=100 \mathrm{uA}, V_{S B}=1 \mathrm{~V}, V_{D S}=2 \mathrm{~V}$. Device parameters are $\varphi_{f}=0.3 \mathrm{~V}$, $W=10 \mathrm{um}, L=1 \mathrm{um}, \gamma=0.5 \mathrm{~V}^{1 / 2}, k^{\prime}=200 \mathrm{uA} / \mathrm{V}^{2}, \lambda=0.02 \mathrm{~V}^{-1}, t_{o x}=$ 100 angstroms, $\psi_{o}=0.6 \mathrm{~V}, C_{s b o}=C_{d b o}=10 \mathrm{fF}$. Overlap capacitance from gate to source and gate to drain is 1 fF . Assume $C_{g b}=5 \mathrm{fF}$. Also determine the frequency response of the model.

| MOSFET Parameters |  |
| :---: | :---: |
| Text Symbol | Description |
| $V_{t}$ | Threshold voltage with zero sourcesubstrate voltage |
| $k^{\prime}=\mu C_{p x}$ | Transconductance parameter |
| $=\frac{\sqrt{2 q \epsilon N_{A}}}{C_{\theta x}}$ | Threshold voltage parameter |
| $2 \phi_{f}$ | Surface potential |
| $\lambda=\frac{1}{L_{\mathrm{eff}}} \frac{d X_{d}}{d V_{D S}}$ | Channel-length modulation parameter |
| $C_{\text {ctil }}$ | Gate-source overlap capacitance per unit channel width |
| $C^{\text {a }}$ | Gate-drain overlap capacitance per unit channel width |



Figure 2
3.


Figure 3
Figure 3 above shows a cascode amplifier of CS-CG configuration,
(a) [i] Find the small signal equivalent circuit for the MOS transistor cascode connection.
[ii] Derive and show that the circuit transconductance $\boldsymbol{G}_{\boldsymbol{m}} \approx \boldsymbol{g}_{\boldsymbol{m}}$ and $R_{o} \approx\left(g_{m 2}+g_{m b 2}\right) r_{01} r_{02}$.
[iii] Show and explain that for $\boldsymbol{R}_{i 2}$, the resistance looking in the source of $\boldsymbol{M}_{\mathbf{2}}$ can be defined as,

$$
R_{i 2}=\frac{1}{g_{m 2}+g_{m b 2}}+\frac{R}{\left(g_{m 2}+g_{m b 2}\right) r_{o 2}}
$$

(b) Calculate the transconductance and output resistance of the circuit with assumption that both transistors operate in the active region with $\mathrm{g}_{\mathrm{m}}=1 \mathrm{~mA} / \mathrm{V}$, internal gain $\chi=\mathrm{g}_{\mathrm{mb}} / \mathrm{g}_{\mathrm{m}}=0.1$, and $\mathrm{r}_{\mathrm{o}}=20 \mathrm{~K} \Omega$. What do you find by comparing between the results and the approximation made in (b)?
4.


Figure 4
For the small-signal analysis of differential amplifier in Figure 4, show that for given voltage gains,

$$
\begin{aligned}
& A_{11}=\left.\frac{v_{o 1}}{v_{i 1}}\right|_{v_{i 2}=0} \\
& A_{12}=\left.\frac{v_{o 1}}{v_{i 2}}\right|_{v_{11}=0} \\
& A_{21}=\left.\frac{v_{o 2}}{v_{i 1}}\right|_{v_{i 2}=0} \\
& A_{22}=\left.\frac{v_{o 2}}{v_{i 2}}\right|_{v_{i 1}=0}
\end{aligned}
$$

(a) Define and derive: the differential-mode gain $A_{d m}$, common-mode gain $A_{c m}$, differential-mode-to-common-mode gain $A_{d m-c m}$, common-mode-to-differential-mode gain $A_{c m-d m}$.
(b) Show that the common-mode rejection ratio CMRR is define by;

$$
\frac{A_{11}-A_{12}-A_{21}+A_{22}}{A_{11}+A_{12}+A_{21}+A_{22}}
$$

(c) Explain the reason for designing a Perfect Symmetry Balanced Differential Amplifier by giving a quantitative representation of its figure of merit.
5. (a) Use the Miller approximation to calculate the - 3-dB frequency of the small-signal voltage gain of a common-emitter transistor stage as shown in Figure 5(a) using $R_{S}=5 k \Omega, R_{L}=3 k \Omega$, and the following transistor parameters:

$$
\begin{aligned}
& r_{b}=300 \Omega, I_{C}=0.5 \mathrm{~mA}, \beta=200, f_{T}=500 \mathrm{MHz}\left(\text { at } I_{C}=0.5 \mathrm{~mA}\right), \\
& C_{\mu}=0.3 p F, C_{C S}=0, \text { and } V_{A}=\infty
\end{aligned}
$$


(a) An ac schematic of a common-emitter amplifier

(b) An ac schematic of a common-source amplifier
...9/-

(c) A general model for both amplifiers
(b) The ac schematic of a shunt-shunt feed-back amplifier is shown in Figure 6. All transistors have $I_{D}=1 m A, W / L=100, k^{\prime}=60 \mu A / V^{2}$, and $\lambda=1 /(50 \mathrm{~V})$.


Figure 6 : An ac schematic of a shunt-shunt feedback amplifier
(c) Calculate the overall gain $v_{o} / i_{i}$, the loop transmission, the input impedance, and the output impedance at low frequencies. Use the formulas from two-port analysis (see Appendix).
6. An amplifier has a low-frequency forward gain of 5000 and its transfer function has three negative real poles with magnitudes $300 \mathrm{kHz}, 2 \mathrm{MHz}$, and 25 MHz .
(a) Calculate the dominant-pole magnitude required to give unity-gain compensation of this amplifier with a $45^{\circ}$ phase margin if the original amplifier poles remain fixed. What is the resulting bandwidth of the circuit with the feedback applied?
(b) Repeat (a) for compensation in a feedback loop with a forward gain of 20 dB and $45^{\circ}$ phase margin.

- 00000 -


Figure 8.9 Shunt-shunt feedback configuration.

### 8.5 Practical Configurations and the Effect of Loading

In practical feedback amplifiers, the feedback network causes loading at the input and output of the basic amplifier, and the division into basic amplifier and feedback network is not as obvious as the above treatment implies. In such cases, the circuit can always be analyzed by writing circuit equations for the whole amplifier and solving for the transfer function and terminal impedances. However, this procedure becomes very tedious and difficult in most practical cases, and the equations so complex that one loses sight of the important aspects of circuit performance. Thus it is profitable to identify a basic amplifier and feedback network in such cases and then to use the ideal feedback equations derived above. In general it will be necessary to include the loading effect of the feedback network on the basic amplifier, and methods of including this loading in the calculations are now considered. The method will be developed through the use of two-port representations of the circuits involved, although this method of representation is not necessary for practical calculations, as we will see.

### 8.5.1 Shunt-Shunt Feedback

Consider the shunt-shunt feedback amplifier of Fig. 8.9. The effect of nonideal networks may be included as shown in Fig. 8.13a, where finite input and output admittances are assumed in both forward and feedback paths, as well as reverse transmission in each. Finite source and load admittances $y_{S}$ and $y_{L}$ are assumed. The most convenient two-port


Figure 8.13 (a) Shunt-shunt feedback configuration using the $y$-parameter representation. (b)
Circuit of (a) redrawn with generators $y_{21 f} v_{i}$ and $y_{12 a} v_{o}$ omitted.
representation in this case is the short-circuit admittance parameters or $y$ parameters, ${ }^{1}$ as used in Fig. 8.13a. The reason for this is that the basic amplifier and the feedback network are connected in parallel at input and output, and thus have identical voltages at their terminals. The $y$ parameters specify the response of a network by expressing the terminal currents in terms of the terminal voltages, and this results in very simple calculations when two networks have identical terminal voltages. This will be evident in the circuit calculations to follow. The $y$-parameter representation is illustrated in Fig. 8.14.

From Fig. 8.13a, at the input

$$
\begin{equation*}
i_{s}=\left(y_{s}+y_{11 a}+y_{11 f}\right) v_{i}+\left(y_{12 a}+y_{12 f}\right) v_{o} \tag{8.46}
\end{equation*}
$$

Summation of currents at the output gives

$$
\begin{equation*}
0=\left(y_{21 a}+y_{21 f}\right) v_{i}+\left(y_{L}+y_{22 a}+y_{22 f}\right) v_{o} \tag{8.47}
\end{equation*}
$$

It is useful to define

$$
\begin{align*}
y_{i} & =y_{S}+y_{11 a}+y_{11 f}  \tag{8.48}\\
y_{0} & =y_{L}+y_{22 a}+y_{22 f} \tag{8.49}
\end{align*}
$$



$$
\begin{array}{ll}
i_{1}=y_{11} v_{1}+y_{12} v_{2} & \\
i_{2}=y_{21} v_{1}+y_{22} v_{2} & y_{12}=\left.\frac{i_{1}}{v_{2}}\right|_{v_{1}}=0 \\
y_{11}=\left.\frac{i_{1}}{v_{1}}\right|_{v_{2}=0} & y_{22}=\left.\frac{i_{2}}{v_{2}}\right|_{v_{1}}=0
\end{array}
$$

Figure 8.14 The $y$-parameter representation of a two-port.

Solving (8.46) and (8.47) by using (8.48) and (8.49) gives

$$
\begin{equation*}
\frac{v_{o}}{i_{s}}=\frac{-\left(y_{21 a}+y_{21 f}\right)}{y_{i} y_{o}-\left(y_{21 a}+y_{21 f}\right)\left(y_{12 a}+y_{12 f}\right)} \tag{8.50}
\end{equation*}
$$

The equation can be put in the form of the ideal feedback equation of (8.35) by dividing by $y_{i} y_{0}$ to give

$$
\begin{equation*}
\frac{v_{o}}{i_{s}}=\frac{\frac{-\left(y_{21 a}+y_{21 f}\right)}{y_{i} y_{o}}}{1+\frac{-\left(y_{21 a}+y_{21 f}\right)}{y_{i} y_{o}}\left(y_{12 a}+y_{12 f}\right)} \tag{8.51}
\end{equation*}
$$



Comparing (8.51) with (8.35) gives

$$
\begin{align*}
& a=-\frac{y_{21 a}+y_{21 f}}{y_{i} y_{o}}  \tag{8.52}\\
& f=y_{12 a}+y_{12 f} \tag{8.53}
\end{align*}
$$

At this point, a number of approximations can be made that greatly simplify the calculations. First, we assume that the signal transmitted by the basic amplifier is much greater than the signal fed forward by the feedback network. Since the former has gain (usually large) while the latter has loss, this is almost invariably a valid assumption. This means that

$$
\begin{equation*}
\left|y_{21 a}\right| \gg\left|y_{21 f}\right| \tag{8.54}
\end{equation*}
$$

Second, we assume that the signal fed back by the feedback network is much greater than the signal fed back through the basic amplifier. Since most active devices have very small reverse transmission, the basic amplifier has a similar characteristic, and this assumption is almost invariably quite accurate. This assumption means that

$$
\begin{equation*}
\left|y_{12 a}\right| \ll\left|y_{12 f}\right| \tag{8.55}
\end{equation*}
$$

Using (8.54) and (8.55) in (8.51) gives

$$
\begin{equation*}
\frac{v_{o}}{i_{s}}=A \approx \frac{\frac{-y_{21 a}}{y_{i} y_{o}}}{1+\left(\frac{-y_{21 a}}{y_{i} y_{o}}\right) y_{12 f}} \tag{8.56}
\end{equation*}
$$

Comparing (8.56) with (8.35) gives

$$
\begin{align*}
& a=-\frac{y_{21 a}}{y_{i} y_{o}}  \tag{8.57}\\
& f=y_{12 f} \tag{8.58}
\end{align*}
$$

A circuit representation of (8.57) and (8.58) can be found as follows. Equations 8.54 and 8.55 mean that in Fig. $8.13 a$ the feedback generator of the basic amplifier and the forward-transmission generator of the feedback network may be neglected. If this is done the circuit may be redrawn as in Fig. 8.13b, where the terminal admittances $y_{11 f}$ and $y_{22 f}$ of the feedback network have been absorbed into the basic amplifier, together with source and load impedances $y_{S}$ and $y_{L}$. The new basic amplifier thus includes the loading effect of the original feedback network, and the new feedback network is an ideal one as used in Fig. 8.9. If the transfer function of the basic amplifier of Fig. $8.13 b$ is calculated (by first removing the feedback network), the result given in (8.57) is obtained. Similarly, the transfer function of the feedback network of Fig. $8.13 b$ is given by (8.58). Thus Fig. 8.13b is a circuit representation of (8.57) and (8.58).

Since Fig. $8.13 b$ has a direct correspondence with Fig. 8.9, all the results derived in Section 8.4 .2 for Fig. 8.9 can now be used. The loading effect of the feedback network on the basic amplifier is now included by simply shunting input and output with $y_{11 f}$ and $y_{22 f}$, respectively. As shown in Fig. 8.14, these terminal admittances of the feedback network are calculated with the other port of the network short-circuited. In practice, loading term $y_{11 f}$ is simply obtained by shorting the output node of the amplifier and calculating the feedback circuit input admittance. Similarly, term $y_{22 f}$ is calculated by shorting the input node in the amplifier and calculating the feedback circuit output admittance. The feedback transfer function $f$ given by (8.58) is the short-circuit reverse transfer admittance of the feedback network and is defined in Fig. 8.14. This is readily calculated in practice and is often obtained by inspection. Note that the use of $y$ parameters in further calculations is not necessary. Once the circuit of Fig. $8.13 b$ is established, any convenient network analysis method may be used to calculate gain $a$ of the basic amplifier. We have simply used the two-port representation as a general means of illustrating how loading effects may be included in the calculations.

For example, consider the common shunt-shunt feedback circuit using an op amp as shown in Fig. 8.15a. The equivalent circuit is shown in Fig. 8.15b and is redrawn in 8.15c to allow for loading of the feedback network on the basic amplifier. The $y$ parameters of the feedback network can be found from Fig. 8.15d.

$$
\begin{align*}
& y_{11 f}=\left.\frac{i_{1}}{v_{1}}\right|_{\nu_{2}=0}=\frac{1}{R_{F}}  \tag{8.59}\\
& y_{22 f}=\left.\frac{i_{2}}{v_{2}}\right|_{\nu_{1}=0}=\frac{1}{R_{F}}  \tag{8.60}\\
& y_{12 f}=\left.\frac{i_{1}}{v_{2}}\right|_{\nu_{1}=0}=-\frac{1}{R_{F}}=f \tag{8.61}
\end{align*}
$$

Using (8.54), we neglect $y_{21 f}$.
The basic-amplifier gain $a$ can be calculated from Fig. $8.15 c$ by putting $i_{f b}=0$ to give

$$
\begin{align*}
v_{1} & =\frac{z_{i} R_{F}}{z_{i}+R_{F}} i_{i}  \tag{8.62}\\
v_{o} & =-\frac{R}{R+z_{o}} a_{v} v_{i} \tag{8.63}
\end{align*}
$$


(a)

(b)

(c)

(d)

Figure 8.15 (a) Shunt-shunt feedback circuit using an op amp as the gain element. (b) Equivalent circuit of (a). (c) Division of the circuit in (b) into forward and feedback paths. (d) Circuit for the calculation of the $y$ parameters of the feedback network of the circuit in (b).
where

$$
\begin{equation*}
R=R_{F} \| R_{L} \tag{8.64}
\end{equation*}
$$

Substituting (8.62) in (8.63) gives

$$
\begin{equation*}
\frac{v_{o}}{i_{i}}=a=-\frac{R}{R+z_{o}} a_{v} \frac{z_{i} R_{F}}{z_{i}+R_{F}} \tag{8.65}
\end{equation*}
$$

Using the formulas derived in Section 8.4 .2 we can now calculate all parameters of the feedback circuit. The input and output impedances of the basic amplifier now include the effect of feedback loading, and it is these impedances that are divided by $(1+T)$ as described in Section 8.4.2. Thus the input impedance of the basic amplifier of Fig. 8.15 c is

$$
\begin{equation*}
z_{i a}=R_{F} \| z_{i}=\frac{R_{F} z_{i}}{R_{F}+z_{i}} \tag{8.66}
\end{equation*}
$$

When feedback is applied, the input impedance is

$$
\begin{equation*}
Z_{i}=\frac{z_{i a}}{1+T} \tag{8.67}
\end{equation*}
$$

Similarly for the output impedance of the basic amplifier

$$
\begin{equation*}
z_{o a}=z_{o}\left\|R_{F}\right\| R_{L} \tag{8.68}
\end{equation*}
$$

When feedback is applied, this becomes

$$
\begin{equation*}
Z_{o}=\frac{z_{o}\left\|R_{F}\right\| R_{L}}{1+T} \tag{8.69}
\end{equation*}
$$

Note that these calculations can be made using the circuit of Fig. 8.15 c without further need of two-port $y$ parameters.

Since the loop gain $T$ is of considerable interest, this is now calculated using (8.61) and (8.65):

$$
\begin{equation*}
T=a f=\frac{R_{F} R_{L}}{R_{F} R_{L}+z_{o} R_{F}+z_{o} R_{L}} a_{v} \frac{z_{i}}{z_{i}+R_{F}} \tag{8.70}
\end{equation*}
$$

