
UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Pertama
Sidang Akademik 2003/2004

September/Okttober 2003

EEE 320 – MIKROPEMPROSES II

Masa : 2 jam

ARAHAN KEPADA CALON:

Sila pastikan bahawa kertas peperiksaan ini mengandungi **ENAM BELAS (16)** muka surat termasuk 6 Lampiran bercetak dan **LIMA (5)** soalan sebelum anda memulakan peperiksaan ini.

Jawab **EMPAT (4)** soalan.

Agihan markah bagi soalan diberikan disut sebelah kanan soalan berkenaan.

Jawab semua soalan di dalam Bahasa Malaysia.

...2/-

1. Rajah 1 adalah satu sistem mikropengawal 8031 dengan beberapa peranti luaran.

Figure 1 is an 8031 microcontroller system with several external devices.

- (a) Daripada Rajah 1, terangkan dengan JELAS bagaimana sistem ini dapat direkabentuk bagi menyokong kapasiti ingatan sebanyak $24K \times 8$ bit RAM.

From Figure 1, explain in DETAIL how the system can be designed to support the memory capacity up to $24K \times 8$ bits of RAM.


(20%)

- (b) Berdasarkan penjelasan yang diberikan dalam 1(a), dengan menggunakan Rajah 1, tambahkan bilangan peranti ingatan yang sesuai. Sila lakarkan sambungan yang lengkap.

Based on the explanation given in 1(a), using Figure 1, add the suitable number of memory. Please sketch the complete connection.

(40%)

...3/-



IC	V _{DD}	GND
8951	40	20
74LS373	20	10
74LS138	16	8
74LS14	14	7
74LS508	14	7
HAX232	16	15
74LS155	28	14
2764	28	14

UNIVERSITI SAIN MALAYSIA		
Title	8031 SYSTEM	
Size	Document Number	RC
8	1	
Date	July 4, 1995 Sheet 1 of 1	

Rajah 1
Figure 1

(c) Berdasarkan Rajah 2, dapatkan julat alamat bagi yang berikut:-


Based on Figure 2, find the address range for the following:-

(i) Y2

(ii) Y4

(iii) Y7

(40%)



Rajah 2
Figure 2

2. (a) Bagi sistem berasaskan 8031 dengan program ROM luaran:

Based on an 8031 system with an external ROM program:

(i) Apabila mikropengawal dihidupkan, nyatakan alamat manakah 8031 akan mula membaca untuk arahan yang pertama.

When the microcontroller is powered up, state which address the 8031 will start to read for the first instruction.

...5/-

- (ii) Adakah ianya daripada ROM luaran atau dalaman?


Is it from an external or internal ROM?

(20%)

- (b) Daripada Rajah 3, dapatkan alamat asas untuk 8255.

From Figure 3, find the base address for 8255.

(20%)



Rajah 3
Figure 3

- (c) Berdasarkan Rajah 4

Based on Figure 4

- (i) Dapatkan alamat port I/Q yang ditetapkan untuk port A, B, C dan daftar kawalan.

Find the I/Q port addresses assigned to ports A, B, C and the control register.

...6/-


- (ii) Dapatkan bait kawalan bagi 8255 jika PA=masukan, PB=keluaran dan PC=keluaran.

Find the control bytes for 8255 if PA=input, PB=output and PC=output.

- (iii) Tulis satu aturcara untuk mendapatkan data daripada PA dan menghantar kepada PB dan PC.

Write a program to get the data from PA and send it to PB and PC.

(60%)



Rajah 4
Figure 4

...7/-

3. (a) Dalam merekabentuk sistem terbenam, beberapa langkah perlu diikuti secara sistematik. Huraikan dengan jelas.

In designing an embedded system, several steps are to be followed systematically. Explain in detail.

(30%)

- (b) Anda dikehendaki merekabentuk satu sistem pengimbas cap jari menggunakan mikropengawal. Dengan menggunakan langkah-langkah yang anda berikan dalam 3(a), huraikan proses merekabentuk sistem tersebut. Cadangan mestilah mengandungi gambarajah blok, konsep operasi dan carta alir perisian untuk mengawal keseluruhan sistem. Anda bebas untuk membuat sebarang andaian.

You are required to design a fingerprint scanner system using microcontroller. Based on steps given in 3(a), explain the process of designing the system. The proposal should have a block diagram, an operation concept and a software flow chart to control the overall system. You can make any assumptions.

(70%)

4. (a) Nyatakan langkah-langkah yang perlu diambil bagi menghasilkan lengahan masa menggunakan pemas mode 1.

State the steps that are needed to generate time delay using timer mode 1.

(40%)

...8/-

- (b) Rekabentuk satu mesin menjual minuman dengan ciri-ciri berikut:

Design a simple vending machine with the following features:

- (i) Mesin tersebut mempunyai mekanisma yang dapat menerima duit berdasarkan saiz. Anggap satu isyarat dijanakan apabila syiling dimasukkan.

The vending machine has a coin-in mechanism that can accept coins based on size. Assume a pulse is generated when a coin is inserted.

- (ii) Terdapat dua peraga 7-segmen untuk memaparkan jumlah yang telah dimasukkan.

There are two seven-segment LED displays to display the total amount inserted.

- (iii) Kos produk ditentukan oleh dua suis untuk memilih 90 sen atau RM1.00.

The cost of the product is determined by two switches to select 90 cents or RM1.00.

- (iv) Apabila jumlah yang betul telah dimasukkan, pengguna boleh memilih minuman yang diperlukan menggunakan empat suis.

When the correct amount has been inserted the user can select the required drink using four switches.

...9/-

- (v) Sebaik sahaja minuman dipilih, solenoid perlu diaktifkan untuk mengeluarkan minuman dan baki jika ada.

As soon as a selection is made solenoids should be activated to dispense the necessary product and provide any change required.

Anda boleh membuat sebarang andaian yang perlu dan nyatakan sebarang ciri-ciri untuk membuatkan mesin ini adalah mesra pengguna. Rekabentuk anda mesti mengandungi gambarajah blok dan carta alir bagi proses tersebut.

Make any assumptions you think are necessary and provide any additional features to make the machine as user friendly as possible. Your design must have a block diagram and a flow chart of the process.

(60%)

5. Bincangkan masalah-masalah yang terlibat dalam merekabentuk sistem pengawal terbenam untuk persekitaran hingar secara elektrik.

Discuss the problems involved in designing embedded controller systems for electrically noisy environments.

Aspek-aspek berikut mesti dibincangkan secara jelas.

The following aspects must be discussed in detail.

- (i) Jenis dan sumber hingar elektrik
Types and sources of electrical noise
- (ii) Kesan hingar
Effects of noise

... 10/-

- (iii) Perlindungan
Shielding
- (iv) Bumi
Grounds
- (v) Agihan sumber kuasa dan nyahgandingan
Power supply distribution and decoupling
- (vi) Strategi bentangan PCB
PCB layout strategy.

(100%)

ooo0ooo

8051 pinouts




Table 7. 80C51 Instruction Set Summary

Instruction				Description				Oscillator Period	
								Bit(s)	
ARITHMETIC OPERATIONS (Continued)									
ADD	A, Rn	Add register to Accumulator		1	12			2	12
ADD	A, direct	Add direct byte to Accumulator		2	12			1	12
ADD	A, @Rn	Add indirect RAM to Accumulator		1	12			1	12
ADD	A, M#	Add immediate data to Accumulator		1	12			1	12
ADDC	A, Rn	Add register to Accumulator with carry		2	12			2	12
ADDC	A, @Rn	Add indirect RAM to Accumulator with carry		1	12			1	12
ADDC	A, M#	Add immediate data to Acc with carry		2	12			1	12
SUBB	A, Rn	Subtract direct byte from Acc with borrow		1	12			1	12
SUBB	A, @Rn	Subtract indirect RAM from Acc with borrow		1	12			1	12
SUBB	A, M#	Subtract immediate data from Acc with borrow		2	12			1	12
INC	A	Increment Accumulator		1	12			1	12
INC	Rn	Increment register		1	12			1	12

Note on Instruction and Addressing modes:
 Register R17-R0 of the currently selected Register Bank.
 8-bit Internal data location's address. This could be an Internal Data RAM location (P=127) or a SFR (i.e., IO port, control register, status register, etc.) [128-255].
 8-bit Internal data RAM location (P=255) addressed indirectly through register R1 or R0.

Register R16
 8-bit constant included in the Instruction.

Data 15
 16-bit destination address. Used by LCALL and Ljmp. A branch can be anywhere within the 64K-byte Program Memory address space.

addr 11
 11-bit destination address. Used by ACALL and ANL. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.

rel
 Signed (two's complement) 8-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.

bit
 Direct Addressed bit in Internal Data RAM or Special Function Register.

Table 7. 80C51 Instruction Set Summary

Instruction				Description				Oscillator Period	
								Bit(s)	
ARITHMETIC OPERATIONS (Continued)									
INC	direct	Increment direct byte		1	12			2	12
INC	@Rn	Inrement Indirect RAM		1	12			1	12
DEC	A	Decrement Accumulator		1	12			1	12
DEC	Rn	Decrement Register		1	12			1	12
DEC	direct	Decrement direct byte		2	12			2	12
DEC	@Rn	Decrement Indirect RAM		1	12			1	12
INC	DPTR	Increment Data Pointer		1	12			1	12
MUL	AB	Multiply A and B		1	24			1	24
DIV	AB	Divide A by B		1	48			1	48
DA	A	Dividend/Augend/Accumulator		1	12			1	12
LOGICAL OPERATIONS									
ANL	A,Rn	AND Register to Accumulator		1	12			1	12
ANL	A,direct	AND direct byte to Accumulator		2	12			2	12
ANL	A,@Rn	AND Indirect RAM to Accumulator		1	12			1	12
ANL	A,immediate	AND Immediate data to Accumulator		2	12			2	12
ANL	A,directA	AND Accumulator to direct byte		2	12			2	12
ANL	A,directI	AND Immediate data to direct byte		3	24			3	24
ORL	A,Rn	OR Register to Accumulator		1	12			1	12
ORL	A,direct	OR direct byte to Accumulator		2	12			2	12
ORL	A,@Rn	OR Indirect RAM to Accumulator		1	12			1	12
ORL	A,immediate	OR Immediate data to Accumulator		2	12			2	12
ORL	A,directA	OR Accumulator to direct byte		2	12			2	12
ORL	A,directI	OR Immediate data to direct byte		3	24			3	24
XRL	A,Rn	Exclusive-OR Register to Accumulator		1	12			1	12
XRL	A,direct	Exclusive-OR direct byte to Accumulator		2	12			2	12
XRL	A,@Rn	Exclusive-OR Indirect RAM to Accumulator		1	12			1	12
XRL	A,directA	Exclusive-OR Immediate data to direct byte		2	12			2	12
XRL	A,directI	Exclusive-OR Immediate data to direct byte		3	24			3	24
CLR	A	Clear Accumulator		1	12			1	12
CPL	A	Complement Accumulator		1	12			1	12
RL	A	Shift Register left with the carry		1	12			1	12
RLC	A	Rotate Accumulator left through the carry		2	12			2	12
RR	A	Shift Register right		1	12			1	12
RCR	A	Rotate Accumulator right through the carry		1	12			1	12
SWAP	A	Swap nibbles within the carry		1	12			1	12
DATA TRANSFER									
MOV	A,Rn	Move Register to Accumulator		1	12			1	12
MOV	A,direct	Move direct byte to Accumulator		2	12			2	12
MOV	A,@Rn	Move Indirect RAM to Accumulator		1	12			1	12

[IEEE 320]

80C51 Family

80C51 family programmer's guide and instruction set

Table 7. 80C51 Instruction Set Summary (Continued)

INSTRUCTION	DESCRIPTION	BYTE	CLOCK CYCLES
BOOLEAN VARIABLE MANIPULATION (Continued)			
JB ref	Jump if direct bit is set	3	24
JNB ref	Jump if direct bit is not set	3	24
JEC ref,rel	Jump if direct bit is set and clear bit	3	24
PROGRAM BRANCHING			
ACALL add11	Alternate subroutine call	2	24
LCALL add16	Long subroutine call	3	24
RETI	Return from interrupt	1	24
RETI	Return from interrupt	1	24
AJMP add11	Alternate jump	2	24
LJMP add16	Long jump	3	24
SJMP ref	Short jump (relative addr)	2	24
JMP @A+DPTR	Jump indirect relative to the DPTR	1	24
JZ ref	Jump if Accumulator is zero	2	24
JNZ ref	Jump if Accumulator is not zero	2	24
CJNE A,direct,rel	Compare direct byte to Acc and jump if not equal	3	24
CJNE A,abs,rel	Compare immediate to register and jump if not equal	3	24
CJNE R1,abs,rel	Compare immediate to register and jump if not equal	3	24
CJNE R1,abs,rel	Compare immediate to register and jump if not equal	3	24
DJNZ R1,rel	Decrement register and jump if not zero	2	24
DJNZ direct,rel	Decrement direct byte and jump if not zero	3	24
NOP	No operation	1	12

All instructions copyrighted © Intel Corporation 1990

Table 7. 80C51 Instruction Set Summary (Continued)

INSTRUCTION	DESCRIPTION	BYTE	CLOCK CYCLES
DATA TRANSFER (Continued)			
MOV A,abs	Move immediate data to Acc	2	12
MOV A,direct	Move Accumulator to register	1	12
MOV Rn,direct	Move direct byte to register	2	24
MOV Rn,abs	Move immediate data to register	2	12
MOV direct,A	Move Accumulator to direct	2	12
MOV direct,Rn	Move register to direct byte	2	24
MOV direct,Rn	Move direct byte to direct	3	24
MOV direct,Rn	Move indirect Register to direct	2	24
MOV direct,Rn	Move immediate data to direct	2	24
MOV direct,Rn	Move direct bytes to direct	3	24
MOV @R1,A	Move Accumulator to indirect	1	12
MOV @R1,direct	Move direct byte to indirect	2	24
MOV @R1,abs	Move immediate data to indirect	2	24
MOV Rn,@R1	Load Data/Pointer with a 16-bit word	3	24
MOV C,direct	Move Code byte relative to Direct	1	12
MOV C,abs	Move Code byte relative to Absolute	1	24
MOV Rn,abs	Move external RAM (16-bit address)	1	24
MOVX A,@DPTR	Move external RAM (16-bit address)	1	24
MOVX A,@R1	Move Acc to external RAM (16-bit address)	1	24
MOVX A,@DPTR,A	Move Acc to external RAM (16-bit address)	1	24
PUSH direct	Push direct byte onto stack	2	24
POP direct	Pop direct byte from stack	2	24
EXCH reg	Exchange register with Acc	1	12
EXCH direct	Exchange direct byte with Acc	2	24
EXCH indirect	Exchange indirect RAM with Acc	1	12
EXCHD direct,rel	Exchange immediate data from direct with Acc	1	12
BOOLEAN VARIABLE MANIPULATION			
CLR C	Clear carry	1	12
CLR M	Clear direct bit	2	12
SETB C	Set carry	1	12
SETB M	Set direct bit	2	12
CPL C	Invert carry	1	12
CPL M	Invert direct bit	2	12
ANL C,M	AND complement of direct bit with carry	2	24
ANL C,M	AND direct bit with carry	2	24
ORL C,M	OR complement of direct bit with carry	2	24
ORL C,M	OR direct bit with carry	2	24
XRL C,M	XOR complement of direct bit with carry	2	24
XRL C,M	XOR direct bit with carry	2	24
BLJC R1	Move carry to direct bit	2	24
JC rel	Jump if carry is set	2	24
JMC rel	Jump if carry is not set	2	24

All instructions copyrighted © Intel Corporation 1990

LAMPIRAN

[EEE 320]

80C51 family programmer's guide
and instruction set

HM6264BI Series

8,192-word × 8-bit High Speed CMOS Static RAM

HITACHI

ADE-203-492A (Z)

Rev. 1.0

Sep. 5, 1996

Description

The Hitachi HM6264BI is 64k-bit static RAM organized 8-kword × 8-bit. It realizes higher performance and low power consumption by 1.5 μm CMOS process technology. The device, packaged in 450 mil SOP (foot print pitch width), 600 mil plastic DIP, is available for high density mounting.

Features

- High speed
 - Fast access time: 100/120 ns (max)
- Low power
 - Standby: 10 μW (typ)
 - Operation: 15 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static memory
 - No clock or timing strobe required
- Equal access and cycle times
- Common data input and output
 - Three state output
- Directly TTL compatible
 - All inputs and outputs
- Battery backup operation capability
- Operating temperature range
 - -40°C to +85°C

Ordering Information

Type No.	Access time	Package
HM6264BLPI-10	100 ns	600-mil, 28-pin plastic DIP (DP-28)
HM6264BLPI-12	120 ns	
HM6264BLFPI-10T	100 ns	450-mil, 28-pin plastic SOP(FP-28DA)
HM6264BLFPI-12T	120 ns	

HM6264BI Series**Pin Arrangement**


HM6264BLPI/BLFPI Series	
NC	1
A12	2
A7	3
A6	4
A5	5
A4	6
A3	7
A2	8
A1	9
A0	10
I/O1	11
I/O2	12
I/O3	13
V _{ss}	14
	28
	27
	26
	25
	24
	23
	22
	21
	20
	19
	18
	17
	16
	15
	V _{cc}
	WE
	CS2
	A8
	A9
	A11
	OE
	A10
	CS1
	I/O8
	I/O7
	I/O6
	I/O5
	I/O4

(Top view)

Pin Description

Pin name	Function
A0 to A12	Address input
I/O1 to I/O8	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V _{cc}	Power supply
V _{ss}	Ground

HITACHI



8255 Control Word Format (I/O Mode)

(Reprinted by permission of Intel Corporation, Copyright Intel Corp., 1983)