First Semester Examination
Academic Session 2011/2012
January 2012

## EEE 510 - ADVANCED ANALOGUE CIRCUIT DESIGN

Time : 3 hours

## INSTRUCTION TO CANDIDATE:

Please ensure that this examination paper contains SEVEN printed pages and SIX questions before answering.

Answer FIVE questions.

Answer to any question must start on a new page.

Distribution of marks for each question is given accordingly.

All questions must be answered in English.

## 1. (a)



Figure 1: Switched Capacitor Resistor
(i) Explain the function of MOSFET S1 and S2.
(2 marks)
(ii) Derive the equivalent resistance of the circuit in Figure 1.
(6 marks)
(iii) Explain the limitation of the circuit in Figure 1.
(2 marks)
(b) (i) What is the operation of MOSFET whereby the behaviour of VGS is similar as VBE of bandgap device?
(2 marks)
(ii) Together with switched capacitor resistor, design a PTAT current generator. A final equation must be included together with the design.
(8 marks)
2. (a) Given the simplified 3-bit DAC mathematical model is

$$
\text { Vout }=\left(2 \overline{\mathrm{D}[2]}+2^{1} \overline{\mathrm{D}[1]}+2^{0} \overline{\mathrm{D}[0]} \overline{\mathrm{J}} \times \mathrm{R}\right)
$$

The model is based on current steering-resistor string approach. Draw the schematic of the DAC. Explain the functions of all the components in the schematic.
(12 marks)
(b) Extend the model up to 8-bit. Explain your model.
(8 marks)
3.


Figure 2 : Biasing circuitries for a typical current steering DAC
(a) Explain the function of the operational amplifier. (2 marks)
(b) What is the value of current I , if R is $3.7 \mathrm{k} \Omega$ and $\mathrm{VREF}=1.2 \mathrm{~V}$ ? (2 marks)
(c) Assuming VDD $=3 \mathrm{~V}$ and M 1 is in saturation, $\mathrm{W} / \mathrm{L}=10 / 2, \mathrm{Vtp}=-1$, $\mathrm{Kp}=40 \mu \mathrm{~A} / \mathrm{V}^{2}$, calculate the required VGS.
(d) Draw the basic 8-bit DAC which must include the biasing circuitries and the DAC resistor string.
(10 marks)
4. Question 4 refer to Figure 1.
(a) Draw small signal model of the circuit.
(10 marks)
(b) Derive the expression of Rout.


Figure 1


Figure 2
5. Figure 2 shows configuration of two stages CMOS OTA.
(a) Find total DC gain.
(b) The design is required to have 75 degree phase margin what is the ratio of $\mathrm{gml} / \mathrm{gm5}$.
(c) Calculate the settling time that gives error percentage $\varepsilon$ ( $0.01 \%$ ) of unity configuration.
(Neglect intrinsic capacitance , VDD $=1 \mathrm{~V}$, GBW $=500 \mathrm{MHz}$, assume value of $C_{L}=1 \mathrm{pf}$ )
(10 marks)


Figure 3
6. Figure 3 shows the design of CMOS folded cascode configuration.
(a) Design continuous CMFB circuit to get stable output voltage.
(10 marks)
(b) Explain how your CMFB circuit operations.
(10 marks)

