

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Tambahan
Sidang Akademik 1993/94

Jun 1994

EEE 329 Mikropemproses II

Masa : [3 jam]

ARAHAN KEPADA CALON:

Sila pastikan bahawa kertas peperiksaan ini mengandungi 5 muka surat bercetak dan ENAM(6) soalan sebelum anda memulakan peperiksaan ini.

Jawab LIMA(5) soalan dari ENAM(6) soalan.

Agihan markah bagi setiap soalan diberikan di sisi sebelah kanan sebagai peratusan daripada markah keseluruhan yang diperuntukkan bagi soalan berkenaan.

Jawab kesemua soalan dalam Bahasa Malaysia.

...2/-

1. Keupayaan untuk menyimpan data-data penting apabila bekalan kuasa terputus ataupun sengaja dimatikan, adalah salah satu ciri asas dalam banyak alatan elektronik sekarang ini. Sekiranya suatu alatan itu dikawal oleh mikropengawal 87C51, terangkan bagaimana ciri ini dapat dilaksanakan. Berikan contoh gambarajah perkakasan dan aturcara.

(100%)

2. Huraikan dengan mendalam satu sistem pengumpulan data teragih ("distributed") bagi suatu logi pemprosesan kimia, yang terdiri dari satu pemproses tuan dan 10 pemproses hamba. Butir-butir yang dikehendaki ialah :-

- i) Gambarajah bagi keseluruhan sistem.
- ii) Skematic litar yang lengkap bagi pemproses tuan dan hamba (Gunakan mikropengawal 8051)
- iii) Protokol perhubungan antara tuan dan hamba-hamba.

(100%)

3. i) Terangkan konsep DMA dan kegunaannya. (20%)

- ii) Dengan bantuan gambarajah, huraikan suatu arkitektur pengawal DMA yang umum.

(40%)

- iii) Tunjukkan bagaimana suatu pengawal DMA (umpamanya 8257) diantaranya mukakan ke suatu mikropemproses (umpamanya 8085).

(40%)

4. Berikan suatu rekabentuk lengkap bagi pengawal motor pelangkah yang berdasarkan mikropengawal 87C51. (Nyatakan semua andaian).

(100%)

5. i) Terangkan bagaimana motor AT dapat dikawal dengan mudah oleh mikropengawal.
(20%)
- ii) Suatu sistem kawalan laju motor AT perlu dilaksanakan. Sistem tersebut terdiri dari komponen-komponen berikut.
- a) Motor AT 12V
 - b) Pemacu L293
 - c) Input dari 'tachometer' (iaitu suatu voltan yang berkadar dengan kelajuan motor)
 - d) Suis penetapan kelajuan
 - e) Mikropengawal 8051

Berikan rekabentuk lengkap bagi pengawal kelajuan tersebut.

(80%)

6. i) Peta ingatan bagi 8051 dibahagikan kepada dua ruang yang berasingan, iaitu aturcara dan data. Bincangkan kelebihan dan keburukan kaedah ini.
(25%)
- ii) Terangkan bagaimana kadar baud dijanakan oleh 8051 bagi port sirinya.
(25%)
- iii) Huraikan struktur port I/O yang ada pada 8051 dan apakah implikasinya jika ingatan luaran digunakan.
(25%)
- iv) Terangkan kemudahan 'bit addressable' yang ada pada mikropengawal 8051 dan kelebihannya bagi aplikasi kawalan.
(25%)

MCS®-51 INSTRUCTION SET

Table 10. 8051 Instruction Set Summary

Instructions that Affect Flag Setting(1)					
Instruction	Flag	Description	Byte	Oscillator Period	
ADD A,Rn	Instruction	Add register to Accumulator	1	12	
ADD A,direct		Add direct byte to Accumulator	2	12	
ADD A,@Rn		Add indirect RAM to Accumulator	1	12	
ADD A,data		Add immediate data to Accumulator	2	12	
ADD Rn		Add register to Accumulator with Carry	1	12	
ADC A,Rn		ADC Add direct byte to Accumulator with Carry	2	12	
ADC A,@Rn		ADC Add indirect RAM to Accumulator with Carry	1	12	
ADC A,data		ADC Add immediate data to Accumulator with Carry	2	12	
ADC Rn		ADC Add register to Accumulator with Carry	1	12	
SUBB A,Rn		Subtract indirect RAM from Acc with borrow	1	12	
SUBB A,data		Subtract immediate data from Acc with borrow	2	12	
SUBB A,@Rn		Subtract indirect RAM from Acc with borrow	1	12	
SUBB A,direct		Subtract direct byte from Acc with borrow	2	12	
SWI		Software interrupt	1	16	
LCALL & LJMP		— 11-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.			
addr 16		— 8-bit constant included in instruction.			
addr 16		— 16-bit destination address. Used by LCALL & LJMP. A branch can be anywhere within the 64K-byte Program Memory address space.			
rel		— 11-bit destination address. Used by ACALL & AJMP. The branch will be within the same 2K-byte page of program memory as the first byte of the following instruction.			
bit		— Signed (two's complement) 1-bit offset byte. Used by SJMP and all conditional jumps. Range is -128 to +127 bytes relative to first byte of the following instruction.			
		— Direct Addressed bit in Internal Data RAM or Special Function Register.			

All instructions copyrighted © Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

Mnemonic	Description	Byte	Oscillator Period	
LOGICAL OPERATIONS (Continued)				
RL A	Rotate Accumulator Left	1	12	
RLC A	Rotate Accumulator Left through the Carry	1	12	
RR A	Accumulator Rotate Right	1	12	
RRC A	Accumulator Rotate Right through the Carry	1	12	
SWAP A	Swap nibbles within the Accumulator	1	12	
DATA TRANSFER				
MOV A,Rn	Move data to Accumulator	1	12	
MOV Rn,A	Move Accumulator to Register	1	12	
MOV A,direct	Move direct byte to Accumulator	2	12	
MOV direct,Rn	Move direct byte to RAM	2	12	
MOV direct,data	Move immediate data to direct byte	3	24	
MOV Rn,direct	Move direct byte to RAM	1	12	
MOV Rn,immediate	Move immediate data to direct byte	2	24	
MOV A,@Rn	Move Register to RAM	1	12	
MOV Rn,@Rn	Move RAM to Register	1	12	
ORL A,direct	OR direct byte to Accumulator	2	12	
ORL Rn,direct	OR direct byte to RAM	1	12	
ORL A,@Rn	OR immediate data to direct byte	2	24	
ORL Rn,immediate	OR immediate data to direct byte	1	12	
ORL A,data	OR immediate data to data	1	12	
ORL Rn,A	OR immediate data to Register	1	12	
ORL direct,A	OR Accumulator to direct byte	2	12	
ORL direct,immediate	OR Accumulator to direct byte	1	12	
ORL direct,Rn	OR direct byte to RAM	2	24	
XRL A,Rn	XOR immediate data to direct byte	1	12	
XRL Rn,direct	XOR direct byte to direct byte	2	24	
XRL A,@Rn	XOR immediate data to direct byte	1	12	
XRL Rn,immediate	XOR immediate data to direct byte	2	24	
XRL direct,A	XOR Accumulator to direct byte	2	12	
XRL direct,immediate	XOR Accumulator to direct byte	1	12	
XRL direct,Rn	XOR direct byte to RAM	2	24	
CPL A	Complement Accumulator	1	12	

All mnemonics copyrighted © Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)


Mnemonic	Description	Byte	Oscillator
		Period	Period
DATA TRANSFER (Continued)			
MOV @R1,direct	Move direct Byte to indirect RAM	2 24	
MOV @R1,data	Move immediate data to indirect RAM	2 12	
MOV DPTR,direct	Load Data Register with a 16-bit constant	3 24	
MOVC A,@A+DPTR	Move Code byte relative to DPTR to Acc	1 24	
MOVX A,@PC	Move Code byte relative to PC to Acc	1 24	
MOVX A,@RI	Move External Register (8-bit address to Acc)	1 24	
MOVX A,@DPTR	Move External RAM (16-bit address to Acc)	1 24	
MOVX @R1	Move Acc to External RAM (8-bit addr)	1 24	
MOVX @DPTR	Move Acc to External RAM (16-bit addr)	1 24	
PUSH direct	Push direct byte onto stack	2 24	
POP direct	Pop direct byte from stack	2 24	
XCH A,Rn	Exchange register with Accumulator Exchange direct byte with Accumulator Exchange indirect RAM with Accumulator Exchange low- order Digit indirect RAM with Acc.	1 12	

All mnemonics copyrighted ©Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

Mnemonic	Description	Byte	Oscillator
		Period	Period
PROGRAM BRANCHING (Continued)			
JMP @A+DPTR	Jump indirect relative to the DPTR	1 24	
JZ rel	Jump if Accumulator is Zero	2 24	
CJNE A,@data,rel	Accumulator is Not Zero Compare direct byte to Acc and Jump if Not Equal	3 24	
CJNE A,@data,rel	Accumulator is Not Zero Compare immediate to Acc and Jump if Not Equal	3 24	
CJNE Rn,@data,rel	Compare immediate to indirect and register and Jump if Not Equal	3 24	
DJNZ direct,rel	Decrement register and Jump if Not Zero Decrement direct byte and Jump if Not Zero	3 24	
NOP	No Operation	1 12	

All mnemonics copyrighted ©Intel Corporation 1980



(EEE 329)