

UNIVERSITI SAINS MALAYSIA  
Peperiksaan Semester Pertama  
Sidang 1987/88

EEE 206 Litar Elektronik I

Tarikh: 31 Oktober 1987

Masa: 9.00 pagi - 12.00 tengahari  
(3 Jam)

---

ARAHAN KEPADA CALON:

Sila pastikan bahawa kertas peperiksaan ini mengandungi 8 muka surat berserta 6 Lampiran yang bercetak sebelum anda memulakan peperiksaan ini.

Jawab TIGA (3) soalan daripada Bahagian 'A'  
dan DUA (2) soalan daripada Bahagian 'B'.

Jawab kesemua soalan di dalam Bahasa Malaysia.

Bahagian A

1. (i) Apakah kebaikan tarik ke atas aktif dan tarik ke bawah aktif di dalam suatu get NAND TTL?

(50%)

- (ii) Dengan menggunakan data di Jadual 1, tentukan yang berikut:-

- a) Berapakah bilangan get Schottky TTL yang dapat didorong oleh satu get TTL kuasa-rendah ?
- b) Berapakah bilangan get TTL kuasa-rendah yang dapat didorong oleh satu get Schottky TTL?

(50%)

| Parameter    | TTL<br>Kuasa Rendah | Schottky<br>TTL |
|--------------|---------------------|-----------------|
| $V_{OL}$ max | 0.4 V               | 0.4 V           |
| $V_{OH}$ min | 2.4 V               | 2.4 V           |
| $V_{IL}$ max | 0.8 V               | 0.8 V           |
| $V_{IH}$ min | 2.0 V               | 2.0 V           |
| $I_{IL}$ max | 0.18 mA             | 2 mA            |
| $I_{IH}$ max | 10 $\mu$ A          | 50 $\mu$ A      |
| $I_{OL}$ max | 3.6 mA              | 20 mA           |
| $I_{OH}$ max | 200 $\mu$ A         | 1 mA            |

Jadual 1

...3/-


2. (i) Apakah keperluan get-get TTL pengumpul terbuka?  
(30%)
- (ii) Merujuk kepada kertas data, kirakan bilangan 74107 yang dapat didorong pada masukan jam oleh satu output tunggal daripada 7437.  
(50%)
- (iii) Apakah kebaikan yang penting bagi ECL apabila dibandingkan dengan TTL?  
(20%)
3. (i) Bandingkan keluarga logik TTL dan CMOS.  
(30%)
- (ii) Manakah keadaan-keadaan operasi yang berikut yang mungkin akan menghasilkan purata terendah  $P_D$  untuk suatu sistem logik CMOS? Terangkan.
- a)  $V_{DD} = 12v$  , frekuensi pensuisan  $f_{max} = 2$  MHz
- b)  $V_{DD} = 12v$  ,  $f_{max} = 100$  kHz
- c)  $V_{DD} = 5v$  ,  $f_{max} = 100$  kHz  
(20%)

...4/-

- (iii) Adalah diperlukan untuk mendorong sepuluh (10) get-set NAND 74 H.20 oleh satu keluaran CMOS. Get CMOS dipincang oleh suatu bekalan kuasa 12v dan mempunyai  $I_{OH\ max} = -360\ \mu A$  dan  $I_{OL\ max} = 360\ \mu A$ . Dengan menggunakan kertas data 74 H 20 , rekabentuk suatu litar perantaramukaan.

(50%)


4. (i) Rekabentuk suatu litar dengan satu 74121 dan satu NE555 untuk menghasilkan bentuk gelombang seperti berikut:-



(40%)

...5/-

- (ii) Kenalpastikan litar di dalam Rajah (1) dan terangkan operasinya.



(30%)

Rajah (1)

- (iii) Bagaimakah kitar tugas merupakan suatu pembatasan ke atas frekuensi picu?

(30%)


...6/-

Bahagian B

1. (i) Apakah perbezaan di antara litar-litar bergabungan dan litar-litar jujukan.

(30%)

- (ii) Analisiskan mesin keadaan di dalam Rajah (2) dengan sepenuhnya.



(70%)

Rajah (2)

2. (i) Apakah suatu sistem segerak utama?


(20%)

(ii) Suatu sistem mensampel suatu talian masukan pada tepi menaik sistem jam. Sistem ini bertugas untuk mengambil empat sampel sebelum kembali kepada keadaan awalnya. Sistem seharusnya mengset suatu keluaran jika jujukan-jujukan 1111 atau 1101 dikesangkan. Rekabentuk suatu sistem lengkap dengan menggunakan flip-flop JK. Pastikan sistem anda kembali ke keadaan awal pada tepi-menaik yang keempat denyut jam. Catatan selanjutnya bahawa data di atas talian input bertukar hanya pada tepi-menurun sistem jam.

(80%)

3. (i) Untuk gambarajah keadaan di dalam Rajah (3), tugaskan keadaan-keadaan sedemikian rupa sehingga litar untuk penyahkod keadaan selanjutnya diminimumkan dan juga untuk menyingkirkan keluaran glic. Komenkan terhadap jawapan anda.

...8/-



(50%)

Rajah (3)

- (ii) Rekabentukkan suatu pembilang dengan suatu masukan NAIK/TURUN untuk menjanakan jujukan-jujukan berulang 000, 001, 010, 100, 011, 110, 000 ... . Pembilang seharusnya mula-diri.

(50%)

-0000000-

LAMPIRAN I

**54/74107  
54LS/74LS107**  
**DUAL JK FLIP-FLOP**  
(With Separate Clears and Clocks)

**DESCRIPTION** — The '107 dual JK master/slave flip-flops have a separate clock for each flip-flop. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows: 1) isolate slave from master; 2) enter information from J and K inputs to master; 3) disable J and K inputs; 4) transfer information from master to slave.

| TRUTH TABLE |             |
|-------------|-------------|
| INPUTS      | OUTPUT      |
| @ $t_n$     | @ $t_{n+1}$ |
| J    K      | Q           |
| L    L      | $Q_n$       |
| L    H      | L           |
| H    L      | H           |
| H    H      | $\bar{Q}_n$ |

H = HIGH Voltage Level  
L = LOW Voltage Level  
 $t_n$  = Bit time before clock pulse.  
 $t_{n+1}$  = Bit time after clock pulse.

**CLOCK WAVEFORM**

Asynchronous Input:  
LOW input to  $\bar{C}_D$  sets Q to LOW level  
Clear is independent of clock

The 'LS107 offers individual J, K, clear, and clock inputs. These dual flip-flops are designed so that when the clock goes HIGH, the inputs are enabled and data will be accepted. The logic level of the J and K inputs may be allowed to change when the clock is HIGH and the bistable will perform according to the Truth Table as long as minimum setup times are observed. Input data is transferred to the outputs on the negative-going edge of the clock pulse.

**ORDERING CODE:** See Section 9

| PKGS            | PIN OUT | COMMERCIAL GRADE  |  | PKG TYPE |
|-----------------|---------|---|--|----------|
|                 |         | V <sub>CC</sub> = +5.0 V ±5%,<br>T <sub>A</sub> = 0°C to +125°C | V <sub>CC</sub> = +5.0 V ±10%,<br>T <sub>A</sub> = -55°C to +125°C |          |
| Plastic DIP (P) | A       | 74107PC, 74LS107PC  |  | 9A       |
| Ceramic DIP (D) | A       | 74107DC, 74LS107DC  | 54107DM, 54LS107DM   | 6A       |
| Flatpak (F)     | A       | 74107FC, 74LS107FC  | 54107FM, 54LS107FM   | 3I       |

**CONNECTION DIAGRAM PINOUT A**

**LOGIC SYMBOL**

V<sub>CC</sub> = Pin 14  
GND = Pin 7


LAMPIRAN II

Sambungan 54/74107

54LS/74LS107

| INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions         |  |                          |                            |
|---|--|--------------------------|----------------------------|
| PIN NAMES   | DESCRIPTION                              | 54/74 (U.L.)<br>HIGH/LOW | 54/74LS (U.L.)<br>HIGH/LOW |
| J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> | Data Inputs                              | 1.0/1.0                  | 0.5/0.25                   |
| $\bar{C}P_1$ , $\bar{C}P_2$                                       | Clock Pulse Inputs (Active Falling Edge) | 2.0/2.0                  | 2.0/0.5                    |
| $\bar{C}D_1$ , $\bar{C}D_2$                                       | Direct Clear Inputs (Active LOW)         | 2.0/2.0                  | 1.5/0.5                    |
| Q <sub>1</sub> , Q <sub>2</sub> , $\bar{Q}_1$ , $\bar{Q}_2$       | Outputs                                  | 20/10                    | 10/5.0<br>(2.5)            |

| LOGIC DIAGRAM (one half shown)  |  |  |  |
|---|--|--|--|
|  |  |  |  |

| DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified) |                      |       |     |       |  |
|--|----------------------|-------|-----|-------|--|
| SYMBOL   | PARAMETER            | 54/74 |     | UNITS | CONDITIONS                                   |
|  |                      | Min   | Max |       |  |
| I <sub>CC</sub>  | Power Supply Current | 40    | 8.0 | mA    | V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V |

| AC CHARACTERISTICS: V <sub>CC</sub> = +5.0 V, T <sub>A</sub> = +25°C (See Section 3 for waveforms and load configurations) |  |                        |                        |       |                 |
|--|--|------------------------|------------------------|-------|-----------------|
| SYMBOL   | PARAMETER  | 54/74                  | 54/74LS                | UNITS | CONDITIONS      |
|  |  | C <sub>L</sub> = 15 pF | C <sub>L</sub> = 15 pF |       |                 |
|  |  | R <sub>L</sub> = 400 Ω |                        |       |                 |
| f <sub>max</sub>   | Maximum Clock Frequency  | 15                     | 30                     | MHz   | Figs. 3-1, 3-9  |
|  | Propagation Delay<br>$\bar{C}P_n$ to Q <sub>n</sub> or $\bar{Q}_n$ | 25                     | 20                     | ns    | Figs. 3-1, 3-9  |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   | Propagation Delay<br>$\bar{C}D_n$ to Q <sub>n</sub> or $\bar{Q}_n$ | 40                     | 30                     | ns    | Figs. 3-1, 3-9  |
|  | Propagation Delay<br>$\bar{C}D_n$ to Q <sub>n</sub> or $\bar{Q}_n$ | 25                     | 20                     | ns    | Figs. 3-1, 3-10 |
| t <sub>PLH</sub><br>t <sub>PHL</sub>   |  | 40                     | 30                     | ns    | Figs. 3-1, 3-10 |

LAMPIRAN III

| <b>54/7420<br/>54H/74H20<br/>54S/74S20<br/>54LS/74LS20</b><br><b>DUAL 4-INPUT NAND GATE</b>                    |                          |  |                                      |  | CONNECTION DIAGRAMS<br>PINOUT A |          |     |         |                        |                       |            |
|--|--------------------------|--|--------------------------------------|--|---------------------------------|----------|-----|---------|------------------------|-----------------------|------------|
| PKGS   | PIN OUT                  | COMMERCIAL GRADE                           |                                      | MILITARY GRADE                                 |                                 | PKG TYPE |     |         |                        |                       |            |
|  |                          | Vcc = +5.0 V $\pm 5\%$ , TA = 0°C to +70°C |                                      | Vcc = +5.0 V $\pm 10\%$ , TA = -55°C to +125°C |                                 |          |     |         |                        |                       |            |
| Plastic DIP (P)  | A                        | 7420PC, 74H20PC<br>74S20PC, 74LS20PC       |                                      |  |                                 | 9A       |     |         |                        |                       |            |
| Ceramic DIP (D)  | A                        | 7420DC, 74H20DC<br>74S20DC, 74LS20DC       | 5420DM, 54H20DM<br>54S20DM, 54LS20DM |  |                                 | 6A       |     |         |                        |                       |            |
| Flatpak (F)  | A                        | 74S20FC, 74LS20FC                          | 54S20FM, 54LS20FM                    |  |                                 | 3I       |     |         |                        |                       |            |
|  | B                        | 7420FC, 74H20FC                            | 5420FM, 54H20FM                      |  |                                 |          |     |         |                        |                       |            |
| INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions  |                          |  |                                      |  |                                 |          |     |         |                        |                       |            |
| PINS   | 54/74 (U.L.)<br>HIGH/LOW | 54/74H (U.L.)<br>HIGH/LOW                  | 54/74S (U.L.)<br>HIGH/LOW            | 54/74LS (U.L.)<br>HIGH/LOW                     |                                 |          |     |         |                        |                       |            |
| Inputs   | 1.0/1.0<br>20/10         | 1.25/1.25<br>12.5/12.5                     | 1.25/1.25<br>25/12.5                 | 0.5/0.25<br>10/5.0<br>(2.5)                    |                                 |          |     |         |                        |                       |            |
| DC AND AC CHARACTERISTICS: See Section 3*  |                          |  |                                      |  |                                 |          |     |         |                        |                       |            |
| SYMBOL   | PARAMETER                | '54/74                                     |                                      | 54/74H   |                                 | 54/74S   |     | 54/74LS |                        | UNITS                 | CONDITIONS |
|  |                          | Min  | Max                                  | Min  | Max                             | Min      | Max | Min     | Max                    |                       |            |
| I <sub>CCH</sub>   | Power Supply Current     | 4.0  | 8.4                                  | 8.0  | 8.0                             | 0.8      | 0.8 | mA      | V <sub>IN</sub> = Gnd  | V <sub>CC</sub> = Max |            |
| I <sub>CCL</sub>   |                          | 11   | 20                                   | 18   | 18                              | 2.2      | 2.2 |         | V <sub>IN</sub> = Open |                       |            |
| t <sub>PLH</sub>   | Propagation Delay        | 22   | 10                                   | 2.0  | 4.5                             | 15       | 15  | ns      | Figs. 3-1, 3-4         |                       |            |
| *DC limits apply over operating temperature range; AC limits apply at TA = +25°C and V <sub>CC</sub> = +5.0 V. |                          |  |                                      |  |                                 |          |     |         |                        |                       |            |

LAMPIRAN IV

| <b>54/7437<br/>54LS/74LS37<br/>QUAD 2-INPUT NAND BUFFER</b>      |                              |   |   |            | <b>CONNECTION DIAGRAM<br/>PINOUT A</b> |                         |   |   |
|--|------------------------------|---|---|------------|--|-------------------------|---|---|
| <b>ORDERING CODE:</b> See Section 9                              |                              |   |   |            |  |                         |   |   |
| PKGS   | PIN OUT                      | COMMERCIAL GRADE  | MILITARY GRADE  | PKG TYPE   |  |                         |   |   |
|  |                              | V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C | V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C |            |  |                         |   |   |
| Plastic DIP (P)  | A                            | 7437PC, 74LS37PC  |   | 9A         |  |                         |   |   |
| Ceramic DIP (D)  | A                            | 7437DC, 74LS37DC  | 5437DM, 54LS37DM  | 6A         |  |                         |   |   |
| Flatpak (F)  | A                            | 7437FC, 74LS37FC  | 5437FM, 54LS37FM  | 3I         |  |                         |   |   |
| <b>INPUT LOADING/FAN-OUT:</b> See Section 3 for U.L. definitions |                              |   |   |            |  |                         |   |   |
| PINS   | 54/74 (U.L.)<br>HIGH/LOW     |   | 54/74LS (U.L.)<br>HIGH/LOW                                      |            |  |                         |   |   |
| Inputs   | 1.0/1.0<br>30/30             |   | 0.5/0.25<br>30/15<br>(7.5)                                      |            |  |                         |   |   |
| <b>DC AND AC CHARACTERISTICS:</b> See Section 3*                 |                              |   |   |            |  |                         |   |   |
| SYMBOL   | PARAMETER                    | 54/74   |   | 54/74LS    |  | UNITS                   | CONDITIONS  |   |
|  |                              | Min   | Max   | Min        | Max                                    |                         |   |   |
| V <sub>OH</sub>  | Output HIGH Voltage          | XM  | 2.4   | 2.5        |  | V                       | V <sub>CC</sub> = Max, I <sub>OH</sub> = -1.2 mA<br>V <sub>IN</sub> = V <sub>IL</sub> |   |
|  |                              | XC  | 2.4   | 2.7        |  |                         |   |   |
| V <sub>OL</sub>  | Output LOW Voltage           | XM, XC  | 0.4   | 0.4<br>0.5 | V                                      | I <sub>OL</sub> = 48 mA | V <sub>CC</sub> = Min<br>V <sub>IN</sub> = 2.0 V                                      |   |
|  |                              | XM  |   |            |  | I <sub>OL</sub> = 12 mA |   |   |
|  |                              | XC  |   |            |  | I <sub>OL</sub> = 24 mA |   |   |
| I <sub>OS</sub>  | Output Short Circuit Current | XM  | -20   | -70        | -30                                    | -130                    | mA  | V <sub>CC</sub> = Min, V <sub>OUT</sub> = 0 V |
|  |                              | XC  | -18   | -70        | -30                                    | -130                    |   |   |
| I <sub>ICCH</sub><br>I <sub>ICCL</sub>                           | Power Supply Current         |   | 15.5  |            | 2.0                                    | mA                      | V <sub>IN</sub> = Gnd   | V <sub>CC</sub> = Max                         |
|  |                              |   | 54  |            | 12                                     |                         | V <sub>IN</sub> = Open  |   |
| t <sub>PLH</sub><br>t <sub>PHL</sub>                             | Propagation Delay            |   | 22  |            | 20                                     | ns                      | Figs. 3-1, 3-4  |   |
|  |                              |   | 15  |            | 20                                     |                         |   |   |

\*DC limits apply over operating temperature range; AC limits apply at T<sub>A</sub> = +25°C and V<sub>CC</sub> = +5.0 V.

LAMPIRAN V**54/74121**

## MONOSTABLE MULTIVIBRATOR

**DESCRIPTION** — The '121 features positive and negative dc level triggering inputs and complementary outputs. Input pin 5 directly activates a Schmitt circuit which provides temperature compensated level detection, increases immunity to positive-going noise and assures jitter-free response to slowly rising triggers.

When triggering occurs, internal feedback latches the circuit, prevents re-triggering while the output pulse is in progress and increases immunity to negative-going noise. Noise immunity is typically 1.2 V at the inputs and 1.5 V on V<sub>CC</sub>.

Output pulse width stability is primarily a function of the external R<sub>x</sub> and C<sub>x</sub> chosen for the application. A 2 kΩ internal resistor is provided for optional use where output pulse width stability requirements are less stringent. Maximum duty cycle capability ranges from 67% with a 2 kΩ resistor to 90% with a 40 kΩ resistor. Duty cycles beyond this range tend to reduce the output pulse width. Otherwise, output pulse width follows the relationship:

$$t_w = 0.69 R_x C_x$$


**ORDERING CODE:** See Section 9

| PKGS            | PIN OUT | COMMERCIAL GRADE  | MILITARY GRADE  | PKG TYPE |
|-----------------|---------|---|---|----------|
|                 |         | V <sub>CC</sub> = +5.0 V ±5%, T <sub>A</sub> = 0°C to +70°C | V <sub>CC</sub> = +5.0 V ±10%, T <sub>A</sub> = -55°C to +125°C |          |
| Plastic DIP (P) | A       | 74121PC   |   | 9A       |
| Ceramic DIP (D) | A       | 74121DC   | 54121DM   | 6A       |
| Flatpak (F)     | A       | 74121FC   | 54121FM   | 3I       |


**INPUT LOADING/FAN-OUT:** See Section 3 for U.L.definitions

| PIN NAMES                       | DESCRIPTION                                | 54/74 (U.L.) HIGH/LOW |
|---------------------------------|--|-----------------------|
| Ā <sub>1</sub> , Ā <sub>2</sub> | Trigger Inputs (Active Falling Edge)       | 1.0/1.0               |
| B                               | Schmitt Trigger Input (Active Rising Edge) | 2.0/2.0               |
| Q, Ā                            | Outputs                                    | 20/10                 |

CONNECTION DIAGRAM  
PINOUT A



LOGIC SYMBOL



V<sub>CC</sub> = Pin 14  
GND = Pin 7  
NC = Pins 2,8,12,13

NE 555 Monostable

