

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Pertama  
Sidang Akademik 1997/98

September 1997

**ZAT 381/4 - Pengantar Mikropemproses**

Masa: [3 jam]

Sila pastikan bahawa kertas peperiksaan ini mengandungi **TUJUH** muka surat yang bercetak sebelum anda memulakan peperiksaan ini. Satu set jadual 21 muka surat juga dilampirkan.

Jawab kesemua **LIMA** soalan. Kesemuanya wajib dijawab di dalam Bahasa Malaysia.

1. (a) Berikan perbezaan di antara bahasa-bahasa berikut:

- (i) Bahasa mesin dan bahasa penghimpunan.  
(ii) Bahasa paras tinggi dan bahasa paras rendah.

(20/100)

- (b) Tuliskan aturcara penghimpunan bagi menyelesaikan aritmatik berikut:

$$244 + 300 + 120 - 321$$

dan simpankan jawapannya di lokasi ingatan mulai 20E2H.


(40/100)

- (c) Tuliskan aturcara penghimpunan bagi mendapatkan nombor integer terbesar daripada senarai yang tersimpan di ingatan 20A0H hingga 20A9H dan simpan nombor tersebut di ingatan 20B0H.

(40/100)

2. (a) Berikan dua kegunaan utama timbunan (stack).

(20/100)



.../2-

(b) Fahami aturcara di bawah kemudian jawab soalan yang berikutnya:

2000H	LXI SP, 2100H	; Tetapkan kedudukan penunjuk timbunan
2003H	LXI B, 0000H	; Kosongkan alat daftar B dan C
2006H	PUSH B	; Simpan kandungan alat daftar B dan C
2007H	POP PSW	; Baca nilai perkataan status aturcara
2008H	LXI H, 200BH	; Berikan nilai alat daftar H dan L
200BH	CALL 2064H	; Panggil subrutin
200EH	OUT 01H	; Keluarkan kandungan akumulator ke pot no. 1
2010H	HLT	; Berhenti pemprosesan
2064H	PUSH H	; Selamatkan kandungan alat daftar HL
2065H	PUSH B	; Selamatkan kandungan alat daftar BC
2066H	LXI B, 00FFH	; Muatkan alat daftar BC dengan kandungan baru
2069H	DCX B	; Kurangkan nilai alat daftar BC
206AH	MOV A, B	; Pindahkan kandungan B kepada A
206BH	ORA C	; Ataukan kandungan C dengan akumulator
206CH	JNZ 2069H	; Ulang arahan di lokasi 2069H jika bendera sifar reset
206FH	POP B	; Ambil kandungan asal alat daftar BC
	POP HL	; Ambil kandungan asal HL
2070H	RET	; Kembali ke aturcara utama

- (i) Apakah status bendera dan kandungan akumulator selepas perlaksanaan arahan POP di lokasi 2007H?
- (ii) Nyatakan kedudukan lokasi stack dan kandungannya selepas perlaksanaan arahan CALL di lokasi ingatan 200BH.
- .. (iii) Apakah kandungan alatdaftar penunjuk stack dan penunjuk program selepas perlaksanaan arahan CALL tersebut?

- 3 -

- (iv) Nyatakan lokasi ingatan di mana penunjuk program kembali selepas perlaksanaan subrutin.

- (v) Nyatakan fungsi keseluruhan aturcara.

(50/100)

- (c) Kirakan masa yang diambil oleh sistem mikropemproses untuk melaksanakan subrutin di alamat 2064H hingga 2070H.

(30/100)

3. Aturcara ujian berikut digunakan untuk menguji antaramuka di antara mikropemproses 8085 berfrekuensi jam 2.5 MHz. dengan pot output 23H:

20A0H	MVI A, 2AH
20A2H	OUT 23H
20A4H	JMP 20A2H

- (a) Tentukan dasar masa osiloskop yang sesuai supaya suatu gelombang pegun terhasil daripada aturcara ujian tersebut.

(20/100)

- (b) Lakarkan bentuk gelombang pegun yang mungkin diperhatikan dalam helaian gambarajah pemasar yang dilampirkan (LAMPIRAN A), sekiranya pin-pin yang dinyatakan itu disambung kepada penduga (probe) osiloskop. Serta berikan kandungan bas alamat dan bas data yang sepadan.

(50/100)

- (c) Berapa kalikah isyarat ( $\overline{RD}$ ) diperlukan bagi setiap kitaran pegun tersebut?

(15/100)

- (d) Terangkan maksud pertindihan ambil laksana (fetch-execute overlap) yang berlaku dalam sebahagian arahan 8085. Berikan dua contoh arahan yang melibatkan pertindihan tersebut.

(15/100)


.../4-

- 4 -

4. Rajah 1 menunjukkan suatu sistem penukar analog ke digital secara berjabat tangan perisian yang berasaskan mikropemproses 8085. Penukaran dimulakan dengan menghantar isyarat mula penukaran kepada input WR. Kemudian isyarat tamat penukaran INTR perlu dibaca yang menyatakan data telah tersedia. Data digital kemudiannya dibaca dan disimpan di dalam ingatan RAM. Bahagian aturcara berikut membolehkan operasi tersebut:

2000H	LXI DE 4000	;Setkan bilangan data
2003H	MVI A, 01H	;Set bit-0 (sebagai output)
2005H	OUT 02H	;Sediakan pot-0H
2007H	MVI A, 00H	;Reset bit-0 (pot 21 sebagai input)
2009H	OUT 20H	;Sediakan pot-21H
200BH	MVI A, 00H	;Reset bit-0
200DH	OUT 00H	;Hantar isyarat rendah mula penukaran
200FH	MVI A, 01H	;Set bit-0
2011H	OUT 00H	;Hantar isyarat tinggi mula penukaran
2013H	IN 00H	;mula gelung
2015H	ANI 80H	;Topengkan kecuali bit-7
2017H	JNZ 2013H	;Gelung jika isyarat akhir penukaran tinggi
201AH	IN 21H	;Inputkan data yang telah ditukarkan
201CH	STAX D	;Simpan kandungan A
201DH	INX D	;Kurangkan kandungan alat daftar DE
201EH	MOV A, D	;Pindahkan kandungan alat daftar D ke dalam akumulator
201FH	CPI FFH	;Bandingkan kandungan akumulator dengan FFH
2021H	JNZ 200BH	;Ambil data berikutnya
2024H	HLT	;Selesai pemprosesan data

.../5-



Rajah 1

- (a) Terangkan fungsi keseluruhan arahan-arahan di alamat 2003H - 2009H dan terangkan fungsi setiap arahan tersebut.

(20/100)

- (b) Terangkan fungsi keseluruhan arahan-arahan di alamat berikut:

- (i) 200BH - 2011H
- (ii) 2013H - 2017H
- (iii) 201AH - 2021H

(30/100)


- (c) Berapa banyakkah data analog yang ditukar kepada digital oleh sistem mikropemproses tersebut?

(10/100)

- 6 -

- (d) Penukaran analog ke digital tersebut boleh juga dilakukan secara berjabat tangan perkakasan.
- (i) Lukiskan litar berasaskan ADC0801 serta get-get logik yang bersesuaian bagi menukar data analog kepada digital. Isyarat sampuk RST7.5 hendaklah digunakan bagi membolehkan data dibaca melalui pot FFH dan disimpan di ingataan RAM.
  - (ii) Tuliskan aturcara yang sesuai bagi membolehkan perkakasan tersebut beroperasi dan data dibaca dan disimpan sama seperti yang dilaksanakan oleh sistem berjabat tangan perisian.
- (40/100)
5. (a) Terangkan maksud ingatan berlipat di dalam pengantaramukaan mikropemproses dan cip ingatan.  
 (10/100)
- (b) Berdasarkan litar sistem mikropemproses yang ditunjukkan di Rajah 2, tentukan alamat-alamat berikut:
- (i) ROM
  - (ii) Nombor pot-pot dan alat daftar kawalan 8355
  - (iii) Nombor pot penimbang
- (50/100)
- (c) Lakarkan litar nyahkod garis alamat yang sesuai bagi mengantara mukakan cip 8156 kepada sistem mikropemproses di Rajah 2 dengan ingatan RAM pada alamat 4000H - 40FFH dan tidak berlipat. Nyatakan alamat pot-pot dan pemasangan daripada cip tersebut.  
 (40/100)



- 0000000 -



Rajah 2

LAMPIRAN A

[ZAT 381/4]



261

# 8085 Instruction Set

## 4.8 INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

1. Data Transfer Group — Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
2. Arithmetic Group — Adds, subtracts, increments, or decrements data in registers or memory. (See page 4-13.)
3. Logic Group — ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 4-18.)
4. Branch Group — Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 4-20.)
5. Stack, I/O, and Machine Control Group — Includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 4-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intel® development systems.

### 4.8.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

#### MOV r1, r2 (Move Register)

(r1) — (r2)

\* The content of register r2 is moved to register r1.

0	1	D	D	D	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: none

#### MVI r, data (Move Immediate)

(r) — (byte 2)

The content of byte 2 of the instruction is moved to register r.

0	0	D	D	D	1	1	0
data							

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: none

#### MVI M, data (Move to memory immediate)

((H) (L)) — (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	0	1	1	0	1	1	0
low-order data							

data

Cycles: 3  
States: 10  
Addressing: immmed/reg. indirect  
Flags: none

#### LXI rp, data 16 (Load register pair immediate)

(rh) — (byte 3),

(rl) — (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R	P	0	0	0	1
low-order data							
high-order data							

Cycles: 3

States: 10

Addressing: immediate

Flags: none

#### LDA addr (Load Accumulator direct)

(A) — ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.

0	0	1	1	1	0	1	0
low-order addr							
high-order addr							

Cycles: 4

States: 13

Addressing: direct

Flags: none

#### STA addr (Store Accumulator direct)

((byte 3)(byte 2)) — (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

0	0	1	1	0	0	1	0
low-order addr							
high-order addr							

Cycles: 4

States: 13

Addressing: direct

Flags: none

**LHLD addr** (Load H and L direct)

(L) - (byte 3)(byte 2)  
(M) - (byte 3)(byte 2) + 1

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.

0	0	1	0	1	0	1	0
low-order addr							
high-order addr							

Cycles: 5  
States: 18  
Addressing: direct  
Flags: none

**SHLD addr** (Store H and L direct)

(byte 3)(byte 2) - (L)

(byte 3)(byte 2) + 1 - (M)

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.

0	0	1	0	0	0	1	0
low-order addr							
high-order addr							

Cycles: 5  
States: 18  
Addressing: direct  
Flags: none

**LDAX rp** (Load accumulator indirect)

(A) - ((rp))

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

0	0	R	P	1	0	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

**STAX rp** (Store accumulator indirect)

((rp)) - (A)

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

0	0	R	P	0	0	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

**XCHG** (Exchange H and L with D and E)

(M) - (D)

(L) - (E)

The contents of registers H and L are exchanged with the contents of registers D and E.

1	1	1	0	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: none

**4.8.2 Arithmetic Group**

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

**ADC M** (Add memory with carry)

(A) - (A) + (M) (L) + (CY)

The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.

1	0	0	0	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

**ACI data** (Add immediate with carry)

(A) - (A) + (byte 2) + (CY)

The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.

1	0	0	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

**ADD M** (Add memory)

(A) - (A) + ((M) (L))

The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

**ADI data** (Add immediate)

(A) - (A) + (byte 2)

The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

1	1	0	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

**SUB M** (Subtract memory)

(A) - (A) - (M) (L)

The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	0	0	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

**SUI data** (Subtract immediate)

(A) - (A) - (byte 2)

The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

**ADC r** (Add Register with carry)

(A) - (A) + (r) + (CY)

The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

**SBB r** (Subtract Register with borrow)  
 $(A) - (A) - (r) - (CY)$   
 The content of register  $r$  and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	0	0	1	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**DCR r** (Decrement Register)

$(r) - (r) - 1$   
 The content of register  $r$  is decremented by one. Note: All condition flags except CY are affected.

0	0	D	D	D	0	1	0	1
---	---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**DAA** (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.

- If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: Z,S,P,CY,AC

**SBB M** (Subtract memory with borrow)

$(A) - (A) - ((M)(L)) - (CY)$   
 The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**DCR M** (Decrement memory)

$((M)(L)) - ((M)(L)) - 1$   
 The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

0	0	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

**SBI data** (Subtract immediate with borrow)

$(A) - (A) - (\text{byte } 2) - (CY)$   
 The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	1	0	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**INX rp** (Increment register pair)

$(rh)(rl) - (rh)(rl) + 1$   
 The content of the register pair rp is incremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 8  
 Addressing: register  
 Flags: none

**INR r** (Increment Register)

$(r) - (r) + 1$   
 The content of register  $r$  is incremented by one. Note: All condition flags except CY are affected.

0	0	D	D	D	1	0	0
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**DCX rp** (Decrement register pair)

$(rh)(rl) - (rh)(rl) - 1$   
 The content of the register pair rp is decremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

**INR M** (Increment memory)

$((M)(L)) - ((M)(L)) + 1$   
 The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

0	0	1	1	0	1	0	0
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

**DAD rp** (Add register pair to H and L)

$((H)(L)) - ((H)(L)) + (rh)(rl)$   
 The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add, otherwise it is reset.

0	0	R	P	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: register  
 Flags: CY

**DAA** (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.

- If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: Z,S,P,CY,AC

#### 4.8.3 Logic Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

**ANA r** (AND Register)

$(A) - (A) \wedge (r)$   
 The content of register  $r$  is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**ANA M** (AND memory)

$(A) - (A) \wedge ((M)(L))$   
 The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ANI data** (AND immediate)


$(A) - (A) \wedge (\text{byte } 2)$   
 The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	1	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**XRA r** (Exclusive OR Register)


(A) - (A)  $\rightleftharpoons$  (r)  
 The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**ORA M** (OR memory)


(A) - (A) V ((H) (L))  
 The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**CPI data** (Compare immediate)


(A) - (byte 2)  
 The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if (A) = (byte 2). The CY flag is set to 1 if (A) < (byte 2).



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**XRA M** (Exclusive OR Memory)


(A) - (A)  $\rightleftharpoons$  ((H) (L))  
 The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ORI data** (OR Immediate)


(A) - (A) V (byte 2)  
 The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**RLC** (Rotate left)


(A<sub>n-1</sub>) - (A<sub>n</sub>); (A<sub>0</sub>) - (A<sub>1</sub>)  
 (CY) - (A<sub>0</sub>)  
 The content of the accumulator is rotated left one position. The low order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.



Cycles: 1  
 States: 4  
 Flags: CY

**XRI data** (Exclusive OR immediate)


(A) - (A)  $\rightleftharpoons$  (byte 2)  
 The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**CMP r** (Compare Register)


(A) - (r)  
 The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = (r). The CY flag is set to 1 if (A) < (r).



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**RRC** (Rotate right)


(A<sub>n</sub>) - (A<sub>n-1</sub>); (A<sub>1</sub>) - (A<sub>0</sub>)  
 (CY) - (A<sub>0</sub>)  
 The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.



Cycles: 1  
 States: 4  
 Flags: CY

**ORA' r** (OR Register)


(r) - (A) V (r)  
 The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.



Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**CMP M** (Compare memory)


(A) - ((H) (L))  
 The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if (A) = ((H) (L)). The CY flag is set to 1 if (A) < ((H) (L)).



Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**RAL** (Rotate left through carry)

(A<sub>n-1</sub>) - (A<sub>n</sub>); (CY) - (A<sub>1</sub>)  
 (A<sub>0</sub>) - (CY)  
 The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.



Cycles: 1  
 States: 4  
 Flags: CY

**RAR** (Rotate right through carry)  
 $(A_n) \rightarrow (A_{n-1})$ ;  $(CY) \rightarrow (A_0)$   
 $(A_r) \rightarrow (CY)$   
 The content of the accumulator is rotated right one position through the CY flag. The high order bit is set to the CY flag and the CY flag is set to the value shifted out of the low order bit. Only the CY flag is affected.

0	0	0	1	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: CY

**CMA** (Complement accumulator)  
 $(A) \rightarrow (\bar{A})$   
 The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.

0	0	1	0	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: none

**CMC** (Complement carry)  
 $(CY) \rightarrow (\bar{CY})$   
 The CY flag is complemented. No other flags are affected.

0	0	1	1	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: CY

**STC** (Set carry)  
 $(CY) \rightarrow 1$   
 The CY flag is set to 1. No other flags are affected.

0	0	1	1	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: CY

#### 4.6.4 Branch Group

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ — not zero ( $Z = 0$ )	000
Z — zero ( $Z = 1$ )	001
NC — no carry ( $CY = 0$ )	010
C — carry ( $CY = 1$ )	011
PO — parity odd ( $P = 0$ )	100
PE — parity even ( $P = 1$ )	101
P — plus ( $S = 0$ )	110
M — minus ( $S = 1$ )	111

**JMP addr** (Jump)  
 $(PC) \rightarrow (\text{byte 3})(\text{byte 2})$   
 Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	0	0	1	1
low-order addr							
high-order addr							

Cycles: 3  
 States: 10  
 Addressing: immediate  
 Flags: none

**Condition addr** (Condition call)

If (CCC),  
 $(SP) \rightarrow 1$ ;  $(PCH) \rightarrow (\text{byte 3})$   
 $(SP) \rightarrow 2$ ;  $(PCL) \rightarrow (\text{byte 2})$   
 $(SP) \rightarrow (SP) - 2$   
 $(PC) \rightarrow (\text{byte 3})(\text{byte 2})$   
 If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

1	1	C	C	C	1	0	0
low-order addr							
high-order addr							

Cycles: 2/5  
 States: 9/18  
 Addressing: reg. indirect  
 Flags: none

**Jecondition addr** (Conditional jump)

If (CCC),  
 $(PC) \rightarrow (\text{byte 3})(\text{byte 2})$   
 If the specified condition is true, control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction; otherwise, control continues sequentially.

1	1	C	C	C	0	1	0
low-order addr							
high-order addr							

Cycles: 2/3  
 States: 7/10  
 Addressing: immediate  
 Flags: none

**RET** (Return)

$(PCL) \rightarrow ((SP))$   
 $(PCH) \rightarrow ((SP) + 1)$   
 $(SP) \rightarrow (SP) + 2$   
 The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

1	1	0	0	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: none

**CALL addr** (Call)

$((SP) - 1) \rightarrow (PCH)$   
 $((SP) - 2) \rightarrow (PCL)$   
 $(SP) \rightarrow (SP) - 2$   
 $(PC) \rightarrow (\text{byte 3})(\text{byte 2})$   
 The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	1	1	0	1
low-order addr							
high-order addr							

Cycles: 3  
 States: 18  
 Addressing: immediate/  
 reg. indirect  
 Flags: none

**Recondition** (Conditional return)

If (CCC),  
 $(PCL) \rightarrow ((SP))$   
 $(PCH) \rightarrow ((SP) + 1)$   
 $(SP) \rightarrow (SP) + 2$   
 If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

1	1	C	C	C	0	0	0
---	---	---	---	---	---	---	---

Cycles: 1/3  
 States: 8/12  
 Addressing: reg. indirect  
 Flags: none

## LAMPIRAN

- 6 -

RST n            (Restart)  
 ((SP) - 1) - (PCH)  
 ((SP) - 2) - (PCL)  
 (SP) - (SP) - 2  
 (PC) - 8 \* (NNN)

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.

1	1	N	N	N	1	1	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 12  
 Addressing: reg. indirect  
 Flags: none

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	N	N	N	0	0	0

Program Counter After Restart

PCHL            (Jump H and L indirect — move H and L to PC)  
 (PCH) - (H)  
 (PCL) - (L)

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.

1	1	.	1	.	0	1	0	0	1
---	---	---	---	---	---	---	---	---	---

Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

4.6.5 Stack, I/O, and Machine Control Group  
 This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

PUSH rp        (Push)

((SP) - 1) - (R)  
 ((SP) - 2) - (P)  
 ((SP) - (SP)) - 2

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.

1	1	.	R	P	0	1	0	1
---	---	---	---	---	---	---	---	---

Cycles: 3  
 States: 12  
 Addressing: reg. indirect  
 Flags: none

PUSH PSW        (Push processor status word)

((SP) - 1) - (A)  
 ((SP) - 2) - (CY), ((SP) - 2) - X  
 ((SP) - 2) - (P), ((SP) - 2) - X  
 ((SP) - 2) - (AC), ((SP) - 2) - X  
 ((SP) - 2) - (Z), ((SP) - 2) - (S)  
 ((SP) - (SP)) - 2

X: Undefined.

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

1	1	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 12  
 Addressing: reg. indirect  
 Flags: none

FLAG WORD

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z	X	AC	X	P	X	CY

X: undefined

XTHL            (Exchange stack top with H and L)

(L) - ((SP))

(H) - ((SP) + 1)

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.

1	1	1	1	0	0	1
---	---	---	---	---	---	---

Cycles: 5  
 States: 16  
 Addressing: reg. indirect  
 Flags: none

SPHL            (Move HL to SP)

(SP) - (H) (L)

The contents of registers H and L (16 bits) are moved to register SP.

1	1	1	1	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

IN port        (Input)

(A) - (data)

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.

1	1	0	1	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: direct  
 Flags: none

OUTport        (Output)

(data) - (A)

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.

1	1	0	1	0	0	1	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: direct  
 Flags: none

**EI** (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction.

1	1	1	1	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the EI instruction. Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited.

**DI** (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction.

1	1	1	1	0	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the DI instruction. Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.

**HLT** (Halt)

The processor is stopped. The registers and flags are unaffected. A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information. (See SIM instruction.)

0	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 1+  
States: 5  
Flags: none

**NOP** (No op)

No operation is performed. The registers and flags are unaffected.

0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---


Cycles: 1  
States: 4  
Flags: none

**RIM** (Read interrupt Masks)

The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTR interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (I7.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)



Cycles: 1  
States: 4  
Flags: none

**SIM**


## (Set Interrupt Masks)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed; the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



Cycles: 1  
States: 4  
Flags: none

## Kad Rujukan Bahasa Penghimpunan 8085

## DATA TRANSFER GROUP

## ARITHMETIC AND LOGICAL GROUP

## BRANCH CONTROL GROUP


## I/O AND MACHINE CONTROL

## ASSEMBLER REFERENCE (CONT.)

	Move	Move (cont)	Move Immediate	Add	Increment**	Logical†	Jump	Stack Op	Pseudo Instruction
MOV	AA H	LA 16	A. byte 38	A. D	A XG	A A7	JMP Adr	SHL	General
	AB 7F	LB 16	B. byte 66	B. D	B C0	B A6	JNZ Adr	Q	ORG
	AC 7F	LC 16	C. byte 06	C. D	C IC	C A1	JNC Adr	D5	END
	AD 7F	LD 16	D. byte 16	D. D	D 1C	D A2	JZ Adr	E9	EDU
	AE 7F	LE 16	E. byte 14	E. D	E 26	E A3	JC Adr	F0	SET
	AF 7F	LF 16	F. byte 20	F. D	F 3C	F A4	JPO Adr	F1	DS
	AL 7D	LM 16	L. byte 26	L. D	L 46	L A5	JPE Adr	F2	OB
	AL 7E	EM 16	M. byte 36	M. D	M 54	M A6	JM Adr	F3	DW
	BL 7F	HA 16	H. byte 07	A. D	A 62	A AF	POHL	E9	BRANCH
	BS 46	HB 16	H. byte 09	C. D	C 70	C A9	XTHL	E3	MACRO
	BC 46	HC 16	H. byte 11	E. D	E 78	E B8	SPHL	F0	ENOM
MOV	BD 46	HD 16	H. byte 13	D. D	D 86	D AB	CALL	CD	LOCAL
	BE 46	HE 16	H. byte 15	F. D	F 94	F AC	CNZ	C4	REPT
	BF 46	LE 16	H. byte 21	G. D	G 9C	G AD	CZ	C5	IMP
	BL 46	ME 16	H. byte 31	H. D	H 9E	H AE	CNC	C4	IPC
	CA 46	LA 16	L. byte 12	I. D	I 90	I B9	CPO	E9	ERTR
	CB 46	LB 16	L. byte 14	J. D	J 98	J B9	CPE	EC	
	CC 46	LC 16	L. byte 16	K. D	K 9A	K B9	CP	F0	
	CD 46	LD 16	L. byte 18	L. D	L 9B	L B9	CM	FC	
	CE 46	LE 16	L. byte 20	M. D	M 9C	M B9			
	CF 46	LM 16	L. byte 22	N. D	N 9D	N B9			
	CG 46	EM 16	L. byte 24	O. D	O 9E	O B9			
	CH 46	HD 16	L. byte 26	P. D	P 9F	P B9			
	DA 46	MA 16	M. byte 09	Q. D	Q 90	Q B9			
	DB 46	MD 16	M. byte 12	R. D	R 92	R B9			
	DC 46	MC 16	M. byte 15	S. D	S 94	S B9			
MOV	DD 46	MD 16	M. byte 17	T. D	T 96	T B9			
	DE 46	MD 16	M. byte 19	U. D	U 98	U B9			
	DF 46	MD 16	M. byte 21	V. D	V 9A	V B9			
	DL 46	ML 16	M. byte 24	W. D	W 9B	W B9			
	DM 46	MG 16	M. byte 26	X. D	X 9C	X B9			
	DM 46	MG 16	M. byte 28	Y. D	Y 9D	Y B9			
	DM 46	MG 16	M. byte 30	Z. D	Z 9E	Z B9			
	DM 46	MG 16	M. byte 32	AA. D	AA 9F	AA B9			
	DM 46	MG 16	M. byte 34	AB. D	AB A0	AB B9			
	DM 46	MG 16	M. byte 36	AC. D	AC A1	AC B9			
	DM 46	MG 16	M. byte 38	AD. D	AD A2	AD B9			
	DM 46	MG 16	M. byte 40	AE. D	AE A3	AE B9			
	DM 46	MG 16	M. byte 42	AF. D	AF A4	AF B9			
	DM 46	MG 16	M. byte 44	AG. D	AG A5	AG B9			
	DM 46	MG 16	M. byte 46	AH. D	AH A6	AH B9			
	DM 46	MG 16	M. byte 48	AI. D	AI A7	AI B9			
	DM 46	MG 16	M. byte 50	AJ. D	AJ A8	AJ B9			
	DM 46	MG 16	M. byte 52	AK. D	AK A9	AK B9			
	DM 46	MG 16	M. byte 54	AL. D	AL AA	AL B9			
	DM 46	MG 16	M. byte 56	AM. D	AM AB	AM B9			
	DM 46	MG 16	M. byte 58	AN. D	AN AC	AN B9			
	DM 46	MG 16	M. byte 60	AO. D	AO AD	AO B9			
	DM 46	MG 16	M. byte 62	AP. D	AP AE	AP B9			
	DM 46	MG 16	M. byte 64	AQ. D	AQ AF	AQ B9			
	DM 46	MG 16	M. byte 66	AR. D	AR AG	AR B9			
	DM 46	MG 16	M. byte 68	AS. D	AS AH	AS B9			
	DM 46	MG 16	M. byte 70	AT. D	AT AL	AT B9			
	DM 46	MG 16	M. byte 72	AU. D	AU AM	AU B9			
	DM 46	MG 16	M. byte 74	AV. D	AV AC	AV B9			
	DM 46	MG 16	M. byte 76	AW. D	AW AD	AW B9			
	DM 46	MG 16	M. byte 78	AX. D	AX AE	AX B9			
	DM 46	MG 16	M. byte 80	AY. D	AY AF	AY B9			
	DM 46	MG 16	M. byte 82	AZ. D	AZ AG	AZ B9			
	DM 46	MG 16	M. byte 84	AB. D	AB A5	AB B9			
	DM 46	MG 16	M. byte 86	AC. D	AC A6	AC B9			
	DM 46	MG 16	M. byte 88	AD. D	AD A7	AD B9			
	DM 46	MG 16	M. byte 90	AE. D	AE A8	AE B9			
	DM 46	MG 16	M. byte 92	AF. D	AF A9	AF B9			
	DM 46	MG 16	M. byte 94	AG. D	AG A9	AG B9			
	DM 46	MG 16	M. byte 96	AH. D	AH A9	AH B9			
	DM 46	MG 16	M. byte 98	AI. D	AI A9	AI B9			
	DM 46	MG 16	M. byte 100	AQ. D	AQ A9	AQ B9			
	DM 46	MG 16	M. byte 102	AR. D	AR A9	AR B9			
	DM 46	MG 16	M. byte 104	AS. D	AS A9	AS B9			
	DM 46	MG 16	M. byte 106	AT. D	AT A9	AT B9			
	DM 46	MG 16	M. byte 108	AV. D	AV A9	AV B9			
	DM 46	MG 16	M. byte 110	AW. D	AW A9	AW B9			
	DM 46	MG 16	M. byte 112	AX. D	AX A9	AX B9			
	DM 46	MG 16	M. byte 114	AY. D	AY A9	AY B9			
	DM 46	MG 16	M. byte 116	AZ. D	AZ A9	AZ B9			
	DM 46	MG 16	M. byte 118	AB. D	AB A9	AB B9			
	DM 46	MG 16	M. byte 120	AC. D	AC A9	AC B9			
	DM 46	MG 16	M. byte 122	AD. D	AD A9	AD B9			
	DM 46	MG 16	M. byte 124	AE. D	AE A9	AE B9			
	DM 46	MG 16	M. byte 126	AF. D	AF A9	AF B9			
	DM 46	MG 16	M. byte 128	AG. D	AG A9	AG B9			
	DM 46	MG 16	M. byte 130	AH. D	AH A9	AH B9			
	DM 46	MG 16	M. byte 132	AI. D	AI A9	AI B9			
	DM 46	MG 16	M. byte 134	AQ. D	AQ A9	AQ B9			
	DM 46	MG 16	M. byte 136	AR. D	AR A9	AR B9			
	DM 46	MG 16	M. byte 138	AS. D	AS A9	AS B9			
	DM 46	MG 16	M. byte 140	AT. D	AT A9	AT B9			
	DM 46	MG 16	M. byte 142	AV. D	AV A9	AV B9			
	DM 46	MG 16	M. byte 144	AW. D	AW A9	AW B9			
	DM 46	MG 16	M. byte 146	AX. D	AX A9	AX B9			
	DM 46	MG 16	M. byte 148	AY. D	AY A9	AY B9			
	DM 46	MG 16	M. byte 150	AZ. D	AZ A9	AZ B9			
	DM 46	MG 16	M. byte 152	AB. D	AB A9	AB B9			
	DM 46	MG 16	M. byte 154	AC. D	AC A9	AC B9			
	DM 46	MG 16	M. byte 156	AD. D	AD A9	AD B9			
	DM 46	MG 16	M. byte 158	AE. D	AE A9	AE B9			
	DM 46	MG 16	M. byte 160	AF. D	AF A9	AF B9			
	DM 46	MG 16	M. byte 162	AG. D	AG A9	AG B9			
	DM 46	MG 16	M. byte 164	AH. D	AH A9	AH B9			
	DM 46	MG 16	M. byte 166	AI. D	AI A9	AI B9			
	DM 46	MG 16	M. byte 168	AQ. D	AQ A9	AQ B9			
	DM 46	MG 16	M. byte 170	AR. D	AR A9	AR B9			
	DM 46	MG 16	M. byte 172	AS. D	AS A9	AS B9			
	DM 46	MG 16	M. byte 174	AT. D	AT A9	AT B9			
	DM 46	MG 16	M. byte 176	AV. D	AV A9	AV B9			
	DM 46	MG 16	M. byte 178	AW. D	AW A9	AW B9			
	DM 46	MG 16	M. byte 180	AX. D	AX A9	AX B9			
	DM 46	MG 16	M. byte 182	AY. D	AY A9	AY B9			
	DM 46	MG 16	M. byte 184	AZ. D	AZ A9	AZ B9			
	DM 46	MG 16	M. byte 186	AB. D	AB A9	AB B9			
	DM 46	MG 16	M. byte 188	AC. D	AC A9	AC B9			
	DM 46	MG 16	M. byte 190	AD. D	AD A9	AD B9			
	DM 46	MG 16	M. byte 192	AE. D	AE A9	AE B9			
	DM 46	MG 16	M. byte 194	AF. D	AF A9	AF B9			
	DM 46	MG 16	M. byte 196	AG. D	AG A9	AG B9			
	DM 46	MG 16	M. byte 198	AH. D	AH A9	AH B9			
	DM 46	MG 16	M. byte 200	AI. D	AI A9	AI B9			
	DM 46	MG 16	M. byte 202	AQ. D	AQ A9	AQ B9			
	DM 46	MG 16	M. byte 204	AR. D	AR A9	AR B9			
	DM 46	MG 16	M. byte 206	AS. D	AS A9	AS B9			
	DM 46	MG 16	M. byte 208	AT. D	AT A9	AT B9			
	DM 46	MG 16	M. byte 210	AV. D	AV A9	AV B9			
	DM 46	MG 16	M. byte 212	AW. D	AW A9	AW B9			
	DM 46	MG 16	M. byte 214	AX. D	AX A9	AX B9			
	DM 46	MG 16	M. byte 216	AY. D	AY A9	AY B9			
	DM 46	MG 16	M. byte 218	AZ. D	AZ A9	AZ B9			
	DM 46	MG 16	M. byte 220	AB. D	AB A9	AB B9			
	DM 46	MG 16	M. byte 222	AC. D	AC A9	AC B9			
	DM 46	MG 16	M. byte 224	AD. D	AD A9	AD B9			
	DM 46	MG 16	M. byte 226	AE. D	AE A9	AE B9			
	DM 46	MG 16	M. byte 228	AF. D	AF A9	AF B9			
	DM 46	MG 16	M. byte 230	AG. D	AG A9	AG B9			
	DM 46	MG 16	M. byte 232	AH. D	AH A9	AH B9			
	DM 46	MG 16	M. byte 234	AI. D	AI A9	AI B9			
	DM 46	MG 16	M. byte 236	AQ. D	AQ A9	AQ B9			
	DM 46	MG 16	M. byte 238	AR. D	AR A9	AR B9			
	DM 46	MG 16	M. byte 240	AS. D	AS A9	AS B9			
	DM 46	MG 16	M. byte 242	AT. D	AT A9	AT B9			
	DM 46	MG 16	M. byte 244	AV. D	AV A9	AV B9			
	DM 46	MG 16	M. byte 246	AW. D	AW A9	AW B9			
	DM 46	MG 16	M. byte 248	AX. D	AX A9	AX B9			
	DM 46	MG 16	M. byte 250	AY. D	AY A9	AY B9			
	DM 46	MG 16	M. byte 252	AZ. D	AZ A9	AZ B			

## ASCII Code Table

DECIMAL VALUE	◆	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240
HEXA- DECIMAL VALUE	0	1	2	3	4	5	6	7	8	9	A	B	D	C	E	F	
0 0	BLANK (NULL)	►	BLANK (SPACE)	0	@	P	'	p	€	É	á	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
1 1	☺	◀	!	1	A	Q	a	q	ü	Æ	í	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
2 2	☻	↑	"	2	B	R	b	r	é	FE	ó	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
3 3	♥	!!	#	3	C	S	c	s	â	ô	ú	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
4 4	♦	QT	\$	4	D	T	d	t	ä	ö	ñ	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
5 5	♣	§	%	5	E	U	e	u	à	ò	Ñ	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
6 6	♠	=	&	6	F	V	f	v	å	û	â	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
7 7	•	↓	'	7	G	W	g	w	ç	ù	ó	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
8 8	•	↑	(	8	H	X	h	x	ê	ÿ	î	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
9 9	○	↓	)	9	I	Y	i	y	ë	Ö	Γ	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
10 A	○	→	*	:	J	Z	j	x	è	Ü	¬	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
11 B	♂	←	+	;	K	[	k	{	í	¢	½	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
12 C	♀	└	,	<	L	\	l	:^	í	£	¼	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
13 D	♪	↔	-	=	M	]	m	}	í	¥	í	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
14 E	♪	▲	.	>	N	^	n	~	Ä	P <small>ts</small>	«	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
15 F	☼	▼	/	?	O	—	o	△	Å	f	»	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04	DEU 04
												BLANK FF					






# Pengkodan SN74LS138

Rajah pin keluaran dan simbolnya

SN74LS138	
C	1
B	2
A	3
G3	4
G2	5
G1	6
Y7	7
GND	8
	16 Vcc
	15 Y0
	14 Y1
	13 Y2
	12 Y3
	11 Y4
	10 Y5
	9 Y6



Jadual fungsi

G1	G2	G3	A	B	C	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	X	1	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	0	1	1	0	1	1	1	1	1
1	0	0	0	1	0	1	1	1	0	1	1	1	1
1	0	0	0	1	1	1	1	1	1	0	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	0	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0

intel

## 8-BIT HMOS MICROPROCESSORS

- Single +5V Power Supply with 10% Voltage Margins
- 3 MHz, 5 MHz and 6 MHz Selections Available
- 20% Lower Power Consumption than 8085A for 3 MHz and 5 MHz
- 1.3  $\mu$ s Instruction Cycle (8085AH); 0.8  $\mu$ s (8085AH-2); 0.67  $\mu$ s (8085AH-1)
- 100% Software Compatible with 8080A
- On-Chip Clock Generator (with External Crystal, LC or RC Network)
- On-Chip System Controller; Advanced Cycle Status Information Available for Large System Control
- Four Vectored Interrupt Inputs (One is Non-Maskable) Plus an 8080A-Compatible Interrupt
- Serial I/O/Serial Out Port
- Decimal, Binary and Double Precision Arithmetic
- Direct Addressing Capability to 64K Bytes of Memory
- Available in 40-Lead Ceramic and Plastic Packages  
(See Packaging Spec. Order 621338)

The Intel 8085AH is a complete 8 bit parallel Central Processing Unit (CPU) implemented in N-channel, depletion load, silicon gate technology (HMOS). Its instruction set is 100% software compatible with the 8080A microprocessor and it is designed to improve the present 8080A's performance by higher system speed. No high level of system integration allows a minimum system footprint. The 8085AH-2 and 8085AH-1 are faster versions of the 8085 AH.

The 8085AH incorporates all of the features of the 8224 (clock generator) and 8226 (system controller) provided for the 8080A, thereby offering a higher level of system integration.

The 8085AH uses a multiplexed data bus. The address is split between the 8 bit address bus and the 8 bit data bus. The on-chip address latches of 6554/65548/6575A memory products allow a direct interface with the 8085AH.

Table 1. Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>15</sub>	0	Address Bus: The most significant 8 bits of the memory addresses or the 8 bits of the IO addresses. 3-state during HOLD and Halt modes and during RESET.
A <sub>0</sub> - <sub>7</sub>	10	Multiplexed Address/Data Bus: Lower 8 bits of the memory addresses (or IO addresses) appear on the bus during Hold and Halt modes and during RESET.
ALE	0	Address Latch Enable: It occurs during the first clock state of a machine cycle and enables the address to get latched into the on-chip latch of ALE. It is then becomes the data bus during the second and third clock cycles.
S <sub>0</sub> , S <sub>1</sub> , and IOM	0	Memory Cycle Status: S <sub>0</sub> : S <sub>1</sub> : S <sub>0</sub> = 0 Memory write = 1 Memory read IOM: IOM = 0 Memory read = 1 Memory write = 0 IO write = 1 IO read = 0 Opcode match = 1 Instruction acknowledge = 0 Hold = X Reset = 3-state (high impedance) X = unconnected
RD	0	Read: Indicates that the data bus will be latched from memory during a read cycle. RD is asserted during a read cycle and deasserted during a write cycle.
WR	0	Write: Indicates that the data bus will be latched into memory during a write cycle. WR is asserted during a write cycle and deasserted during a read cycle.
INTA	0	Interrupt Acknowledge: Received by the CPU when an interrupt is asserted on INTA. INTA will be latched from memory during an interrupt cycle. The interrupt service routine can be started by jumping to the interrupt service routine. The INTA is asserted and deasserted at the same time as the interrupt is deasserted.
RESET	1	Reset: A low level on RESET indicates that the selected memory or IO device is to be read and the data bus is available for the data transfer. 3-state during Hold and Halt modes and during RESET.
WR#	0	Write Control: A low level on WR# indicates that data on the Data Bus is to be written into the selected memory or IO location. Data is set up at the trailing edge of WR. 3-state during Hold and Halt modes and during RESET.
RS1	1	RS1: 6554 RS1: 65548 RS1: 75
RS2	1	RS2: 6554 RS2: 65548 RS2: 75




Figure 1. 8085AH CPU Functional Block Diagram

Intel Corporation Assumes No Responsibility for the Use or Reliability of Components Other Than Circuitry Enclosed in an Intel Product. No Intel Product, Device, or Instruction Substitutes Any Using an SMI Instruction.

6-11



6-10

Table 1. Pin Description (Continued)

Name and Function		
Symbol	Type	Type
TRAP	I	Trap: Trap interrupt is a non-maskable RESTART interrupt. It is recognized at the same time as NTR or RST 6.5-7.5 if it is enabled by any mask or interrupt enable. It has the highest priority of any interrupt. (See Table 2.)
RESET IN	I	Reset In: Sets the Program Counter to zero and enables the interrupt enable and HOLD trip-flops. The data and address buses and the control lines are 3-state during RESET and because of the asynchronous nature of RESET, the processor's internal registers and flags may be altered by RESET with unpredictable results. RESET IN is a Bi-directional trigger input, allowing connection to an I-C network for power-on RESET delay from Figure 3. Upon power-up, RESET IN must remain low for at least 10 ms after minimum V <sub>cc</sub> . Both been reached. After power-down operation after the power-up duration, RESET IN should be kept low a minimum of three clock periods. The CPU is held in the reset condition as long as RESET IN is applied.
RESET OUT	O	Reset Out: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X <sub>1</sub> , X <sub>2</sub>	I	X <sub>1</sub> and X <sub>2</sub> : Are connected to a crystal, LC, or RC network to drive the internal clock generator. X <sub>1</sub> can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	O	Clock: Clock output for use as a system clock. The period of CLK is twice the X <sub>1</sub> , X <sub>2</sub> input period.
SIO	I	Serial Input Data Line: The data on this line is loaded into accumulator bit 7 whenever a field instruction is executed.
SOD	O	Serial Output Data Line: The data bit SOD is set or reset as specified by the SOI instruction.
V <sub>CC</sub>	P	Power: +5 volt supply.
V <sub>SS</sub>	G	Ground: Reference.

## FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with M-channel, depletion load, silicon gate technology (HMOS), and requires a single +5 volt supply. Its basic clock speed is 3 MHz (805AH), 5 MHz (8085AH-2), or 6 MHz (8085AH-1); thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/O (61556), and an EPROM/O chip (87554).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as two 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC, DE, HL	General-Purpose Registers: data pointer (HL)	8 bits x 8 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085AH uses a multiplexed Data Bus. The address is split between the Higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or IO data.

The 8085AH provides RD, WR, S<sub>0</sub>, S<sub>1</sub>, and IOM signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. HOLD and all interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, NTR.

**INTERRUPT AND SERIAL I/O**  
The 8085AH has 5 interrupt inputs: INTA, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTA is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

## LAMPIRAN

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupts are enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector. Independent of the state of the interrupt enable or mask. (See Table 2.)

There are two different types of inputs in the restart interrupts. RST 5.5 and RST 6.5 are "High" level-sensitive like INTA (and INT on the 8080) and are recognized with the same timing as INTA. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 request flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the STI instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/8085 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTA—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 5.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input is both edge and level sensitive. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 5.5, RST 6.5, RST 5.5, INTA) disables all future interrupts (except TRAPs) until an EI instruction is executed.

Table 2. Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Batched To (1)	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	3CH	Rising edge (latched).
RST 6.5	3	24H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
NTR	5	See Note (2).	High level until sampled.

- NOTES:  
1. The processor patches the PC on the stack before branching to the indicated address.  
2. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.




Figure 3. Power-On Reset Circuit

# 8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Compatible with 8085AH and 8088 CPU
- Multiplexed Address and Data Bus
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel 8155H and 8156H are 256 and 1024 chips implemented in N-Channel, depletion load, silicon gate technology (CMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns to permit use with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 300 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU. The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshaking mode. A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

Table 1. Pin Description

Symbol	Type	Name and Function
RESET	-	Pulse provided by the 8085AH to initialize the system (connect to GND/RESET OUT). Input High on this line resets the chip and initiates the three I/O ports to input mode. The width of RESET pulse should typically be two machine clock cycles. None.
A0 <sub>0</sub> -7	IO	Address/Data: 8-bit I/O Address/Data lines that interface with the CPU (either 8-bit Address/Data bus, or 16-bit Address/Control bus) or the 8155/8156 internal memory section of ALE. The system can be either for the memory section or ROM section, depending on the ROM chip. The 8-bit data is either written into the address latch or read from the latch, depending on the RD or RD <sub>latch</sub> signal.
CE or OE	-	Chip Enable: On the 8155H, this pin is CE and is ACTIVE LOW. On the 8156H, this pin is CE and is ACTIVE HIGH.
RD	-	Read Control: Read low on this pin with the Chip Enable active enables AD <sub>0</sub> -7 buffers. RD <sub>latch</sub> pin controls latches that interface with the AD bus. Otherwise the content of the selected I/O port is lost.
WR	-	Write Control: Input low on this pin with the Chip Enable active causes the data on the Address/Data bus to be written to the RD <sub>latch</sub> or RD ports and command/enable register, depending on the C/E.
ALE	-	Address Latch Enable: This control signal latches both the address on the AD <sub>0</sub> -7 lines and the state of the Chip Enable and RD pins at the chip at the falling edge of ALE.
RD <sub>latch</sub>	-	RD Moment: Selects memory, I/O and RD command/enable registers if high.
PC <sub>0</sub> -PC <sub>3</sub>	IO	Port A: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC <sub>4</sub> -PC <sub>7</sub>	IO	Port B: These 8 pins are general purpose I/O pins. The input direction is selected by programming the command register.
PC <sub>8</sub> -PC <sub>11</sub>	IO	Port C: These 8 pins can function as either input port, output port, or as control signals for RAM and PQ. Programming is done through the command register. When PC <sub>9</sub> -PC <sub>11</sub> are used as control signals, they all precede the following:
PC <sub>0</sub>	-	ASR (Port A Buffer Field)
PC <sub>1</sub>	-	ATB (Port A Buffer Field)
PC <sub>2</sub>	-	BSR (Port B Buffer Field)
PC <sub>3</sub>	-	BTB (Port B Buffer Field)
PC <sub>4</sub>	-	BSR (Port C Buffer Field)
TMER IN	I	Timer Input: Input to the counter/timer.
TMER OUT	O	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
V <sub>CC</sub>	-	Voltage: +5 volt supply.
V <sub>SS</sub>	-	GND: Ground reference.




Figure 3. 8155/8156H Internal Registers


## FUNCTIONAL DESCRIPTION

The 8155/8156H contains the following:

- 256 Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 4-bit I/O port (PC)
- 14-bit timer-counter

The IO<sub>MI</sub> I/O/Memory Select pin selects either the five registers (Command, Status, PA<sub>0</sub>-7, PB<sub>0</sub>-7, PC<sub>0</sub>-4) or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input (CE or CE<sub>latch</sub>) and RD<sub>latch</sub> are all latched on-chip at the falling edge of ALE.



intel

8155H/8155H/8155H-2/8155H-2




Figure 4. 8155H/8155H On-Board Memory Read/Write Cycle

### PROGRAMMING OF THE COMMAND REGISTER

The command register consists of eight latches, one for each bit of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer. The command register contents can be altered at any time by using the I/O address XX0X0000 during a WRITE operation with the Chip Enable active and I/O# = 1. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may never be read.

### READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit six 0-5 for the status of the ports and one 6 for the status of the timer. The status of the timer and the I/O section can be polled by reading the Status Register (Address XX0X0000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.




Figure 6. Status Register Bit Assignment

### INPUT/OUTPUT SECTION

The I/O section of the 8155H/8155H consists of five registers (See Figure 7).


- Command/Status Register (C/S) — Both registers are assigned the address XX0X0000. The C/S address serves the dual purpose.
- When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible through the pins.

When the C/S (XX0X0000) is selected during a READ operation, the status information of the I/O ports and the timer becomes available on the AD0-7 lines.

- PA Register — This register can be programmed to be either input or output ports depending on the status of the contents of the C/S Register. Also depending on the contents, this port can operate in either the basic mode or the strobed mode (See timing diagram 1). The I/O pins assigned in relation to this register are PA0-7. The address of this register is XX0X0001.
- PB Register — This register functions the same as PA Register. The I/O pins assigned are PB0-7. The address of this register is XX0X0010.
- PC Register — This register has the address XX0X0011 and contains only 6 bits. The 6 bits can be programmed to be either input ports, output ports or as control signals for PA and PB by properly programming the AD2 and AD3 bits of the C/S register.

When PC0-5 is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is assigned for Port A and the second for Port B.

Figure 5. Command Registers Bit Assignment



CONTROL	OUTPUT MODE		
	BF	INTR	STB
	Low	Low	Input Control
	High	High	Input Control

Figure 7. I/O Port and Timer Addressing Scheme

ADDRESS	SELECTION							
	A7	A6	A5	A4	A3	A2	A1	A0
Internal Command Status Register	0	0	0	0	0	0	0	0
General Purpose I/O Port A	0	0	0	0	0	0	0	1
General Purpose I/O Port B	0	0	0	0	0	1	0	1
Port C — General Purpose I/O or Counter	0	0	0	0	0	1	1	0
Timer 0 — 8 bit of Timer Counter	0	0	0	0	1	0	0	0
Timer 1 — 8 bit of Timer Counter	0	0	0	1	0	0	0	0
Port A Buffer Fullness	0	0	1	0	0	0	0	0
Port A Buffer Status	0	0	1	0	0	0	1	0
Port A Buffer Fullness	0	1	0	0	0	0	0	0
Port A Buffer Fullness	1	0	0	0	0	0	0	0
Port A Buffer Fullness	1	0	0	0	0	0	1	0
Port A Buffer Fullness	1	0	1	0	0	0	0	0
Port A Buffer Fullness	1	1	0	0	0	0	0	0
Port A Buffer Fullness	1	1	0	0	0	0	1	0
Port A Buffer Fullness	1	1	1	0	0	0	0	0
Port A Buffer Fullness	1	1	1	0	0	0	1	0
Port A Buffer Fullness	1	1	1	1	0	0	0	0
Port A Buffer Fullness	1	1	1	1	0	0	1	0
Port A Buffer Fullness	1	1	1	1	1	0	0	0
Port A Buffer Fullness	1	1	1	1	1	0	1	0
Port A Buffer Fullness	1	1	1	1	1	1	0	0
Port A Buffer Fullness	1	1	1	1	1	1	1	0
Port A Buffer Fullness	1	1	1	1	1	1	1	1

Figure 8. 8155H/8155H Port Functions




Figure 8. 8155H/8155H Port Functions



Figure 5. Command Registers Bit Assignment

intel

8155M/8156M/8155H/8155H-2/8156H-2

8155M/8156M/8155H/8155H-2/8156H-2

Table 2. Port Control Assignment

Pin	ALT 1		ALT 3		ALT 4	
	Port	Port	Port	Port	Port	Port
PC0	Input	Output	Output	A INTR (Port A Interrupt)	A INTR (Port A Interrupt)	
PC1	Port	Port	Port	A BF (Port A Buffer Full)	A BF (Port A Buffer Full)	
PC2	Input	Port	Output	A STB (Port A Strobe)	A STB (Port A Strobe)	
PC3	Input	Port	Output	B INTR (Port B Interrupt)	B INTR (Port B Interrupt)	
PC4	Input	Port	Output	B BF (Port B Buffer Full)	B BF (Port B Buffer Full)	
PC5	Input	Port	Output	B STB (Port B Strobe)	B STB (Port B Strobe)	

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation unless appropriately addressed.

The outputs of the 8155/8156 are "latch-free" meaning that you can write a "1" to a bit position and read previously "1" and the level of the output pin will not change.

Note also that the output latch is cleared when the port enters the input mode. The output latch cannot be latched by writing to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the 8155/8156 is RESET, the output latches are all cleared and all 3 ports enter the input mode.

When both ALT 1 or ALT 2 modes, the bits of PORT C are connected like the diagram shown in the single input or output mode, respectively.

Reading from an input port will produce connected to the pin and provide unpredictable results.

Figure 8 shows how the 8155/8156 I/O ports might be configured in a typical MCS-55 system.

Bits 6-7 (TM2 and TM1) of command register contents are used to start and stop the counter. There are four commands to choose from:

TM2	TM1	Description
0	0	NOP — Do not affect counter operation.
0	1	STOP — NOP if timer has not started. stop counting if the timer is running.
1	0	STOP AFTER TC — Stop immediately after present TC is reached (NOP if timer has not started).
1	1	START — Load mode and CNT length and start immediately after loading if timer is not presently running. If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count length registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (even) half-cycle, as shown in Figure 12.

### TIMER SECTION

The timer is a 14-bit down-counter that counts the TIMER IN pulses and provides either a square wave or pulse when terminal count (TC) is reached.

The timer has the I/O address X000X100 for the low order byte of the register and the I/O address X000X101 for the high order byte of the register. (See Figure 7.) To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses. Bits 0-13 of the high order count register will specify the length of the end count and bits 14-15 of the high order register will specify the timer output mode (see Figure 10). The value loaded into the count length register can have any value from 24 through 3FFF in Bits 0-13.

Timing for ALT 2 mode is shown in the single input or output mode, respectively.

Reading from an input port will produce connected to the pin and provide unpredictable results.

Figure 8 shows how the 8155/8156 I/O ports might be configured in a typical MCS-55 system.

The counter in the 8155 is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the CTS register.

Please note that the timer circuit on the 8155/8156 chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by twice twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate, as its terminal count value is 10 binary, or 2 (decimal). (For the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8085A be used.) After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses measured to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

1. Stop the count

2. Read in the 16-bit value from the count length registers

3. Reset the upper two mode bits

4. Reset the carry and rotate right one position all 16 bits through carry

5. If carry is set, add 1/2 of the full original count (112 full count — 1 if full count is odd).

Note: If you started with an odd count and you need the count length register below the third count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155/816 always counts out the right number of pulses in generating the TIMER OUT waveform.




Figure 12. Asymmetrical Square-Wave Output  
Resulting from Count of 9




Figure 10. Timer Format

There are four modes to choose from: M2 and M1 define the timer mode, as shown in Figure 11.





Figure 11. Timer Modes



## 8755A/8755A-2 16,384-BIT EPROM WITH I/O

- 2 General Purpose 8-Bit I/O Ports
- Each I/O Port Line Individually Programmable as Input or Output
- Multiplexed Address and Data Bus
- 40-Pin DIP
- Available In EXPRESS
- Standard Temperature Range
  - Extended Temperature Range
- U.V. Erasable and Electrically Reprogrammable
- Internal Address Latch

The Intel 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the BOSAH and IAPX 8B microprocessor systems. The EPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with high speed CPUs.

The I/O portion consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each I/O port line is individually programmable as input or output.

The 8755A-2 is a high speed selected version of the 8755A, compatible with the 5 MHz BOSAH-2 and the 5 MHz IAPX 8B microprocessor.

Table 1. Pin Description

## LAMPIRAN

[ZAT 381/4]

Symbol	Type	Name and Function	Symbol	Type	Name and Function
ALE	1	Address Latch Enable: When Address Latch Enable goes high, AD <sub>0</sub> -7, D8H, CE <sub>1</sub> , CE <sub>2</sub> , ALE and CLK, READY is forced low when the Chip Enables are active during the time ALE is high, and it remains low until the rising edge of the next CLK. (See Figure 1c.)	READY	0	Ready is a 2-state output controlled by pins. Their logical values are determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and RD <sub>0</sub> is low and a 0 was previously latched from AD <sub>0</sub> . AD <sub>1</sub> . Read Operation is selected by either RD <sub>1</sub> line and active Chip Enables and AD <sub>0</sub> high, RD <sub>0</sub> low, active Chip Enables, and AD <sub>0</sub> low.
AD <sub>0</sub> -7	1	Multiplexed Address/Data Bus: The lower 8-bits of the PROM or IO address are applied to the bus lines when ALE is high. During an I/O cycle, Port A or B is selected based on the latched value of AD <sub>0</sub> . If RD <sub>0</sub> or RD <sub>1</sub> is low when the latched Chip Enables are active, the output buffers present gts on the bus.	RD <sub>0</sub> -7	IO	Port A: These are general purpose IO ports. Their logical direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and RD <sub>0</sub> is low and a 0 was previously latched from AD <sub>0</sub> . AD <sub>1</sub> . Read Operation is selected by either RD <sub>1</sub> line and active Chip Enables and AD <sub>0</sub> high, RD <sub>0</sub> low, active Chip Enables, and AD <sub>0</sub> low.
AD <sub>8</sub> -15	1	Address Bus: These are the high order bits of the PROM address. They do not affect I/O operations.	RD <sub>0</sub> -7	IO	Port B: The general purpose IO port is identical to Port A except that it is selected by a 1 latched from AD <sub>0</sub> and a 0 selected from AD <sub>1</sub> .
PROG&CE <sub>1</sub>	1	Chip Enable Register: CE <sub>1</sub> is active low and CE <sub>2</sub> is active high. The 8755A can be accessed only when both Chip Enables are active at the time the ALE signal latches them up. If either Chip Enable latches them up, if either Chip Enable is not active, the AD <sub>0</sub> -7 and READY outputs will be in a high impedance state. CE <sub>1</sub> is also used as a programming pin. (See section on programming.)	RESET	1	Reset: In normal operation, an input high on RESET causes all pins in Ports A and B to assume input mode (clear DDR register).
RD <sub>1</sub>	1	RD <sub>1</sub> : When the Chip Enables are active, a low on RD <sub>1</sub> will enable the selected I/O port and the AD <sub>0</sub> line. RD <sub>1</sub> performs the same function as the combination of CLK high and RD <sub>0</sub> low. When RD <sub>1</sub> is not used in a system, RD <sub>1</sub> should be tied to VCC (1).	Power	Vcc	Ground: Reference.
RD <sub>0</sub>	1	RD <sub>0</sub> : If the latched Chip Enables are active when RD <sub>0</sub> goes low, the AD <sub>0</sub> -7 output buffers are enabled and output either the selected port location or RD <sub>0</sub> port. When both RD <sub>1</sub> and RD <sub>0</sub> are high, the AD <sub>0</sub> -7 output buffers are disabled. The state of RD <sub>1</sub> is ignored.	V <sub>SS</sub>	V <sub>SS</sub>	Power Supply: V <sub>CC</sub> is a programming voltage, RD <sub>1</sub> and RD <sub>0</sub> tied to V <sub>CC</sub> when the 8755A is held static.
RD <sub>1</sub>	1	RD <sub>1</sub> : If the latched Chip Enables are active when RD <sub>1</sub> goes low, the AD <sub>0</sub> -7 output buffers are enabled and output either the selected port location or RD <sub>0</sub> port. When both RD <sub>1</sub> and RD <sub>0</sub> are high, the AD <sub>0</sub> -7 output buffers are disabled. The state of RD <sub>0</sub> is ignored.	V <sub>DD</sub>	V <sub>DD</sub>	For programming, a high voltage is supplied when V <sub>DD</sub> = 25V. (See section on programming.)
CLK	1	Clock: The CLK is used to force the READY into its high impedance state after it has been forced low by CE <sub>1</sub> low, CE <sub>2</sub> high, and ALE high.	Power	+5 volt supply	

- 18 -





Figure 1. Block Diagram



© 1982 INTEL CORPORATION. All rights reserved. No reproduction in whole or in part without written permission. INTEL CORPORATION reserves the right to change circuitry, design, and/or specifications at any time without notice or obligation.

## FUNCTIONAL DESCRIPTION

### PROM Section

The 8755A contains an 8-bit address latch which allows it to interface directly to MC6800, MC6805 and iAPX 86/10 Microcomputers without additional hardware.

The PROM section of the chip is addressed by the 11-bit address and the Chip Enables. The address, CE<sub>1</sub> and CE<sub>2</sub> are latched into the address latches on the falling edge of ALE. If the latched Chip Enables are active and IOEN is low when RD goes low, the contents of the PROM location addressed by the latched address are put out on the AD<sub>0</sub>-AD<sub>7</sub> lines (provided that V<sub>DD</sub> is tied to V<sub>C</sub>).

### I/O Section

The I/O section of the chip is addressed by the latched value of AD<sub>0</sub>-1. Two 8-bit Data Direction Registers (DDR) in 8755A determine the input/output status of each pin in the corresponding ports. A "0" in a particular bit position of a DDR signifies that the corresponding I/O port is in the input mode. A "1" in a particular bit position signifies that the corresponding I/O port bit is in the output mode. In this manner the I/O ports of the 8755A are bit-by-bit programmable as inputs or outputs. The table summarizes port and DDR designation. DDR's cannot be read.

AD <sub>1</sub>	AD <sub>0</sub>	Selection
		Port A
0	0	Port B
1	0	Port A Data Direction Register (DDR A)
1	1	Port B Data Direction Register (DDR B)

When RD goes low and the Chip Enables are active, the data on the AD<sub>0</sub>-AD<sub>7</sub> is written into IO port selected by the latched value of AD<sub>0</sub>-1. During this operation all IO bits of the selected port are affected, regardless of their ID mode and the state of IOEN. The actual output level does not change until RD returns high. (glitch free output).

A port can be read so that when the latched Chip Enables are active and either RD goes low with IOEN high or IOEN goes low. Both input and output mode bits of a selected port will appear on lines AD<sub>0</sub>-7.

To clarify the function of the I/O Ports and Data Direction Registers, the following diagram shows the configuration of one bit of PORT A and DDR A. The same logic applies to PORT B and DDR B.

## ERASURE CHARACTERISTICS

The erasure characteristics of the 8755A are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3800-4000 Å range. Data show that constant exposure to typical 8755A in approximately 3 years while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 8755A is to be exposed to these types of lighting conditions for extended periods of time, opaque labels are available from Intel which should be placed over the 8755 window to prevent unintentional erasure.

The recommended erasure procedure for the 8755A is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity X exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 W/cm<sup>2</sup> power rating. The 8755A should be placed within one inch from the lamp tubes during erasure. Some lamps have a filter on their tubes and this filter should be removed before erasure.

## PROGRAMMING

Initially, and after each erasure, all bits of the EEPROM portions of the 8755A are in the "1" state. Information is introduced by selectively programming "0"s into the desired bit locations. A programmed "0" can only be changed to a "1" by UV erasure.

The 8755A can be programmed on the Intel Universal PROM Programmer (UPP), and the PROMPT™ 80/85 and PROMPT-46 design aids. The appropriate programming modules and adapters for use in programming both 8755A's and 8755's are shown in Table 1.

The program mode itself consists of programming a single address at a time, giving a single 50 msec pulse for every address. Generally, it is desirable to have a verify cycle after a program cycle for the same address as shown in the attached timing diagram. In the verify cycle (i.e., normal memory read cycle), "no" should be seen at UPP.

Preliminary timing diagrams and parameter values pertaining to the 8755A programming operation are contained in Figure 7.

## SYSTEM APPLICATIONS

### System Interface with 8085AH and iAPX 86

A system using the 8755A can use either one of the two I/O interface techniques:

- Standard I/O
- Memory Mapped I/O

If a standard I/O technique is used, the system can use the feature of both CE<sub>2</sub> and CE<sub>1</sub>. By using a combination of unused address lines A<sub>11</sub>-15 and the Chip Enable inputs, the 8085AH system can use up to 5 such Enable inputs, the 8085AH without requiring a 6-to-1 decoder. See Figure 4a and 4b.

If a memory mapped I/O approach is used, the 8755A will be selected by the combination of both the Chip Enables and IOEN using AD<sub>0</sub>-15 address inputs. See Figure 3.




Figure 3. 8755A in memory mapped I/O system  
(Memory mapped I/O)




Figure 4a. 8755A in standard I/O system  
(Standard I/O)

Note that hardware RESET or writing a zero to the DDR latch will cause the Output Latch's output buffer to be disabled, preventing the data in the Output Latch from being passed through to the pin. This is equivalent to putting the part in the Input mode. Note also that the data can be written to the Output Latch even though the Output Buffer has been disabled. This enables a port to be initialized with a value prior to enabling the output.

The diagram also shows that the contents of PORT A and PORT B can be read even when the ports are configured as outputs.

TABLE 1. 8755A PROGRAMMING MODULE CROSS REFERENCE

MODULE NAME	USE WITH
UPP 1	UPP 1
UPP 855	UPP 855
UPP 855	PROMPT 855
UPP 855	PROMPT 855(3)
UPP 855	PROMPT 475
UPP 855	PROMPT 475(1)
PROMPT 475	PROMPT 475(1)
PROMPT 475	PROMPT 475(11)

### NOTES:


1. Described on p. 13-34 of 1976 Data Catalog.
2. Special adapter socket.
3. Described on p. 13-38 of 1976 Data Catalog.
4. Described on p. 13-71 of 1976 Data Catalog.

NOTES:

1. Described on p. 13-34 of 1976 Data Catalog.
2. Special adapter socket.
3. Described on p. 13-38 of 1976 Data Catalog.
4. Described on p. 13-71 of 1976 Data Catalog.

# RAJAH PIN LUAR CIP DAC0808, ADC 0801, DAN RAM STATIK 2114

DAC0808



ADC0801

