

UNIVERSITI SAINS MALAYSIA

Peperiksaan Semester Kedua  
Sidang Akademik 1998/99

Februari 1999

ZAT 281/4 - Pengantar Mikropemproses

Masa : [3 jam]

---

Sila pastikan bahawa kertas peperiksaan ini mengandungi DUA PULUH ENAM muka surat yang bercetak sebelum anda memulakan peperiksaan ini.

Jawab kesemua LIMA soalan. Kesemuanya wajib dijawab dalam Bahasa Malaysia.

1. a) Berikan perbezaan di antara bahasa penghimpunan dan bahasa paras tinggi (20/100)
  - b) Tuliskan aturcara penghimpunan untuk mikropemproses 8085 bagi mengira  $20 \times 8$ . Hasil darab tersebut hendaklah disimpan di alamat 20AAH. (30/100)
  - c) Tuliskan aturcara penghimpunan bagi menyalin data di ingatan 205AH hingga 207FH ke ingatan 20BAH hingga 20DFH. (50/100)
2. a) Berikut adalah sebahagian daripada aturcara yang sedang dilaksanakan oleh mikropemproses 8085:

XRA A  
LXI HL, 2000H  
SHLD 2020H  
XCHG  
LHLD 2020H  
SPHL  
STAX D  
INX H  
MOV M, H  
XTHL

Nyatakan kandungan semua alat daftar, flip-flop bendera, dan ingatan yang terlibat dalam bahagian aturcara tersebut selepas perlaksanaan arahan XTHL.

(50/100)

...2/-

b) Berdasarkan aturcara berikut:

	ORG: 2020H	;Set alamat aturcara
	ANI 00	;Kosongkan akumulator
	MOV C, A	;Set pembilang
LOMPAT:	INR C	;Tingkatkan pembilang
	NOP	;Pelambatan masa
	MOV A, C	;Muatkan kandungan pembilang
		;ke akumulator
	ANI 80H	;Uji pembilang
	JZ LOMPAT	;Ulang jika belum selesai
	RST 1	


- i) Tuliskan kod mesinnya di alamat yang bersesuaian.
- ii) Tentukan masa yang diambil oleh mikropemproses 8085 untuk melaksanakan aturcara tersebut, sekiranya frekuensi jam mikropemproses adalah 1MHz.

(50/100)

3. Aturcara I/O berikut berperanan untuk memindahkan data daripada peranti sisian ke ingatan RAM sistem mikropemproses di Rajah 1;

	MVI A, FFH	;Muatkan akumulator dengan FFH
	OUT 02H	;Keluarkan kandungan akumulator ke pot 02H
	MVI A, 01H	;Muatkan akumulator dengan 01H
	OUT 20H	;Keluarkan kandungan akumulator ke pot 20H
GEL:	LXI, 20A0H	;Tetapkan penunjuk HL
	MVI C, 14H	;Tetapkan pembilang
	MVI A 40H	;Setkan bit MULA
	OUT 21H	;Hantar bit MULA tinggi
NANTI:	IN 22H	;Ambil bit STATUS
	ANI 80 H	;Pencilkan bit STATUS
	JZ NANTI	;Tunggu sekiranya peranti tidak sedia
	IN 00H	;Input data
	MOV M, A	;Simpan data
	INX H	;Kemaskinikan penunjuk HL
	MVI A, 00H	;Set kembali bit MULA
	OUT 21H	;Hantar bit MULA rendah
	DCR C	;Tingkatkan pembilang
	ORA C	;Uji jumlah data
	JNZ GEL	;Kembali jika belum habis
	RST 1	

...3/-




Rajah 1

- a) Terangkan secara ringkas bagaimana pemindahan data tersebut dilaksanakan oleh mikropemproses. (30/100)
- b) Terangkan peranan empat arahan yang pertama dalam aturcara tersebut. (20/100)
- c) Nyatakan bilangan data yang dipindahkan dan di alamat manakah ia disimpan? (20/100)
- d) Ubahsuai aturcara tersebut, sekiranya 50 byte data di ingatan RAM beralamat 20A0H dan ke atas hendak dikeluarkan ke peranti sisan. (30/100)
4. a) Berdasarkan litar sistem mikropemproses yang ditunjukkan di Rajah 2, tentukan alamat-alamat berikut:
- RAM
  - ROM
  - Nombor-nombor pot, alat daftar perintah dan alat daftar pemasa bagi cip 8156.
  - Nombor - nombor pot dan alat daftar perintah cip 8355.
- (50/100)
- b) Tuliskan aturcara mudah untuk menguji antaramuka di antara mikropemproses dan penukar analog ke digital ADC0801 dalam Rajah 2. Lakarkan satu kitaran isyarat yang mungkin diperhatikan pada pin AD1 - AD7, A8 - A15, ALE, WR, RD, dan IO/M. (Gunakan lampiran yang diberi). (50/100)



...4/-

5. a) Terangkan, apakah yang dimaksudkan dengan restart perisian dan restart perkakasan? Nyatakan lokasi-lokasi vektor bagi kedua restart tersebut. (30/100)
- b) Penukar analog ke digital ADC0801 di Rajah 2, dikawal oleh mikropemproses 8085 melalui suatu pot I/O serta beberapa bas kawalan. Tuliskan suatu aturcara penghimpunan yang membolehkan mikropemproses merekodkan 10 data yang telah ditukarkan ke bentuk digital untuk disimpan di mana-mana alamat dalam RAM sistem tersebut. (60/100)
- c) Cip ADC0801 memerlukan sistem isyarat jamnya yang tersendiri. Kirakan frekuensi jam bagi cip ADC0801 dalam Rajah 2. (10/100)

...5/-



## LAMPIRAN A



250

...7/-

## LAMPIRAN B

- 7 -

## 8085 Instruction Set

## 4.6 INSTRUCTION SET ENCYCLOPEDIA

In the ensuing dozen pages, the complete 8085A instruction set is described, grouped in order under five different functional headings, as follows:

1. Data Transfer Group — Moves data between registers or between memory locations and registers. Includes moves, loads, stores, and exchanges. (See below.)
2. Arithmetic Group — Adds, subtracts, increments, or decrements data in registers or memory. (See page 4-13.)
3. Logic Group — ANDs, ORs, XORs, compares, rotates, or complements data in registers or between memory and a register. (See page 4-16.)
4. Branch Group — Initiates conditional or unconditional jumps, calls, returns, and restarts. (See page 4-20.)
5. Stack, I/O, and Machine Control Group — includes instructions for maintaining the stack, reading from input ports, writing to output ports, setting and reading interrupt masks, and setting and clearing flags. (See page 4-22.)

The formats described in the encyclopedia reflect the assembly language processed by Intel-supplied assembler, used with the Intel® development systems.

## 4.6.1 Data Transfer Group

This group of instructions transfers data to and from registers and memory. Condition flags are not affected by any instruction in this group.

## MOV r1, r2 (Move Register)

(r1) — (r2)  
The content of register r2 is moved to register r1.

0	D	D	D	S	S	S
---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: none

## MOV r, M (Move from memory)

(r) — ((H) (L))

The content of the memory location, whose address is in registers H and L, is moved to register r.

0	1	D	D	D	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

## MOV M, r (Move to memory)

((H)) (L)) — (r)

The content of register r is moved to the memory location whose address is in registers H and L.

0	1	1	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: none

## MVI r, data (Move Immediate)

(r) — (byte 2)

The content of byte 2 of the instruction is moved to register r.

0	0	D	D	D	1	1	0
data							

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: none

## MVI M, data (Move to memory immediate)

((H) (L)) — (byte 2)

The content of byte 2 of the instruction is moved to the memory location whose address is in registers H and L.

0	0	1	i	0	1	1	0
data							

Cycles: 3  
States: 10  
Addressing: immed./reg. indirect  
Flags: none

## LXI rp, data 16 (Load register pair immediate)

(rh) — (byte 3),

(rl) — (byte 2)

Byte 3 of the instruction is moved into the high-order register (rh) of the register pair rp. Byte 2 of the instruction is moved into the low-order register (rl) of the register pair rp.

0	0	R	P	0	0	0	1
low-order data							
high-order data							

Cycles: 3

States: 10

Addressing: immediate

Flags: none

## LDA addr (Load Accumulator direct)

(A) — ((byte 3)(byte 2))

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register A.

0	0	1	i	1	0	1	0
low-order addr							
high-order addr							

Cycles: 4

States: 13

Addressing: direct

Flags: none

## STA addr (Store Accumulator direct)

((byte 3)(byte 2)) — (A)

The content of the accumulator is moved to the memory location whose address is specified in byte 2 and byte 3 of the instruction.

0	0	1	i	0	0	1	0
low-order addr							
high-order addr							

Cycles: 4

States: 13

Addressing: direct

Flags: none

LHLD addr (Load H and L direct)  
 $(L) = ((\text{byte } 3)(\text{byte } 2))$   
 $(H) = ((\text{byte } 3)(\text{byte } 2) + 1)$

The content of the memory location, whose address is specified in byte 2 and byte 3 of the instruction, is moved to register L. The content of the memory location at the succeeding address is moved to register H.

0	0	1	0	1	0	1	0
low-order addr							
high-order addr							

Cycles: 5  
States: 16  
Addressing: direct  
Flags: none

SHLD addr (Store H and L direct)  
 $((\text{byte } 3)(\text{byte } 2)) - (L)$   
 $((\text{byte } 3)(\text{byte } 2) + 1) - (H)$

The content of register L is moved to the memory location whose address is specified in byte 2 and byte 3. The content of register H is moved to the succeeding memory location.

0	0	1	0	0	0	1	0
low-order addr							
high-order addr							

Cycles: 5  
States: 16  
Addressing: direct  
Flags: none

LDAX rp (Load accumulator indirect)  
 $(A) = ((rp))$

The content of the memory location, whose address is in the register pair rp, is moved to register A. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

0	0	R	P	1	0	1	0
Cycles: 2							
States: 7							

Addressing: reg. indirect  
Flags: none

STAX rp (Store accumulator indirect)  
 $((rp)) = (A)$

The content of register A is moved to the memory location whose address is in the register pair rp. Note: only register pairs rp = B (registers B and C) or rp = D (registers D and E) may be specified.

0	0	R	P	0	0	1	0
Cycles: 2							
States: 7							

Addressing: reg. indirect  
Flags: none

XCHG (Exchange H and L with D and E)

$(H) = (D)$

$(L) = (E)$

The contents of registers H and L are exchanged with the contents of registers D and E.

1	1	1	0	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: none

#### 4.8.2 Arithmetic Group

This group of instructions performs arithmetic operations on data in registers and memory.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Carry, and Auxiliary Carry flags according to the standard rules.

All subtraction operations are performed via two's complement arithmetic and set the carry flag to one to indicate a borrow and clear it to indicate no borrow.

ADD r (Add Register)

$(A) = (A) + (r)$   
The content of register r is added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

ADD M (Add memory)

$(A) = (A) + ((M)(L))$   
The content of the memory location whose address is contained in the H and L registers is added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

ADI data (Add immediate)

$(A) = (A) + (\text{byte } 2)$   
The content of the second byte of the instruction is added to the content of the accumulator. The result is placed in the accumulator.

1	1	0	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

ADC r (Add Register with carry)

$(A) = (A) + (r) + (CY)$   
The content of register r and the content of the carry bit are added to the content of the accumulator. The result is placed in the accumulator.

1	0	0	0	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

ADC M (Add memory with carry)

$(A) = (A) + ((M)(L)) + (CY)$   
The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are added to the accumulator. The result is placed in the accumulator.

1	0	0	0	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

ACI data (Add immediate with carry)

$(A) = (A) + (\text{byte } 2) + (CY)$   
The content of the second byte of the instruction and the content of the CY flag are added to the contents of the accumulator. The result is placed in the accumulator.

1	1	0	0	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

SUB r (Subtract Register)

$(A) = (A) - (r)$   
The content of register r is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	0	0	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

SUB M (Subtract memory)

$(A) = (A) - ((M)(L))$   
The content of the memory location whose address is contained in the H and L registers is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	0	0	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

SUI data (Subtract immediate)

$(A) = (A) - (\text{byte } 2)$   
The content of the second byte of the instruction is subtracted from the content of the accumulator. The result is placed in the accumulator.

1	1	0	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

## LAMPIRAN

- 9 -

**SBB r** (Subtract Register with borrow)  
 $(A) - (A) - (r) - (CY)$   
 The content of register  $r$  and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	0	0	1	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**DCR r** (Decrement Register)

$(r) - (r) - 1$   
 The content of register  $r$  is decremented by one. Note: All condition flags except CY are affected.

0	0	D	D	D	1	0	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**DAA** (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: Z,S,P,CY,AC

**SBB M** (Subtract memory with borrow)

$(A) - (A) - ((M)(L)) - (CY)$   
 The content of the memory location whose address is contained in the H and L registers and the content of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	0	0	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**DCR M** (Decrement memory)

$((M)(L)) - ((M)(L)) - 1$   
 The content of the memory location whose address is contained in the H and L registers is decremented by one. Note: All condition flags except CY are affected.

0	0	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

**SBI data** (Subtract immediate with borrow)

$(A) - (A) - (\text{byte } 2) - (CY)$   
 The contents of the second byte of the instruction and the contents of the CY flag are both subtracted from the accumulator. The result is placed in the accumulator.

1	1	0	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

**INX rp** (Increment register pair)

$(rh)(rl) - (rh)(rl) + 1$   
 The content of the register pair rp is incremented by one. Note: No condition flags are affected.

0	0	R	P	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 6  
 Addressing: register  
 Flags: none

**INR r** (Increment Register)

$(r) - (r) + 1$   
 The content of register  $r$  is incremented by one. Note: All condition flags except CY are affected.

0	0	D	D	D	1	0	0
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,AC

**INR M** (Increment memory)

$((H)(L)) - ((H)(L)) + 1$   
 The content of the memory location whose address is contained in the H and L registers is incremented by one. Note: All condition flags except CY are affected.

0	0	1	1	0	1	0	0
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: reg. indirect  
 Flags: Z,S,P,AC

**DAD rp** (Add register pair to H and L)

$(H)(L) - (H)(L) + (rh)(rl)$   
 The content of the register pair rp is added to the content of the register pair H and L. The result is placed in the register pair H and L. Note: Only the CY flag is affected. It is set if there is a carry out of the double precision add, otherwise it is reset.

0	0	R	P	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
 States: 10  
 Addressing: register  
 Flags: CY

**DAA** (Decimal Adjust Accumulator)

The eight-bit number in the accumulator is adjusted to form two four-bit Binary-Coded Decimal digits by the following process:

- If the value of the least significant 4 bits of the accumulator is greater than 9 or if the AC flag is set, 6 is added to the accumulator.
- If the value of the most significant 4 bits of the accumulator is now greater than 9, or if the CY flag is set, 6 is added to the most significant 4 bits of the accumulator.

NOTE: All flags are affected.

0	0	1	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Flags: Z,S,P,CY,AC

## 4.8.3 Logic Group

This group of instructions performs logical (Boolean) operations on data in registers and memory and on condition flags.

Unless indicated otherwise, all instructions in this group affect the Zero, Sign, Parity, Auxiliary Carry, and Carry flags according to the standard rules.

**ANA r** (AND Register)

$(A) - (A) \wedge (r)$   
 The content of register  $r$  is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
 States: 4  
 Addressing: register  
 Flags: Z,S,P,CY,AC

**ANA M** (AND memory)

$(A) - (A) \wedge ((H)(L))$   
 The contents of the memory location whose address is contained in the H and L registers is logically ANDed with the content of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: reg. indirect  
 Flags: Z,S,P,CY,AC

**ANI data** (AND immediate)

$(A) - (A) \wedge (\text{byte } 2)$   
 The content of the second byte of the instruction is logically ANDed with the contents of the accumulator. The result is placed in the accumulator. The CY flag is cleared and AC is set.

1	1	1	0	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
 States: 7  
 Addressing: immediate  
 Flags: Z,S,P,CY,AC

## LAMPIRAN

-10-

## XRA r (Exclusive OR Register)

$(A) - (A) \vee (r)$

The content of register r is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	0	1	0	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

## ORA M (OR memory)

$(A) - (A) V ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	0	1	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

## CPI data (Compare immediate)

$(A) - (byte 2)$

The content of the second byte of the instruction is subtracted from the accumulator. The condition flags are set by the result of the subtraction. The Z flag is set to 1 if  $(A) = (\text{byte } 2)$ . The CY flag is set to 1 if  $(A) < (\text{byte } 2)$ .

1	1	1	1	1	1	1	0
data							

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

## XRA M (Exclusive OR Memory)

$(A) - (A) \vee ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	0	1	0	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

## ORI data (OR Immediate)

$(A) - (A) V (byte 2)$

The content of the second byte of the instruction is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared..

1	1	1	1	0	1	1	0
data							

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

## RLC (Rotate left)

$(A_{n-1}) - (A_0); (A_0) - (A_n)$

$(CY) - (A_n)$

The content of the accumulator is rotated left one position. The low-order bit and the CY flag are both set to the value shifted out of the high order bit position. Only the CY flag is affected.

0	0	0	0	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: immediate  
Flags: CY

## XRI data (Exclusive OR immediate)

$(A) - (A) \vee (\text{byte } 2)$

The content of the second byte of the instruction is exclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	1	1	0	1	1	1	0
data							

Cycles: 2  
States: 7  
Addressing: immediate  
Flags: Z,S,P,CY,AC

## CMP r (Compare Register)

$(A) - (r)$

The content of register r is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = (r)$ . The CY flag is set to 1 if  $(A) < (r)$ .

1	0	1	1	1	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

## RRC (Rotate right)

$(A_{n-1}) - (A_0); (A_0) - (A_n)$

$(CY) - (A_0)$

The content of the accumulator is rotated right one position. The high order bit and the CY flag are both set to the value shifted out of the low order bit position. Only the CY flag is affected.

0	0	0	0	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: immediate  
Flags: CY

## ORA r (OR Register)

$(A) - (A) V (r)$

The content of register r is inclusive-OR'd with the content of the accumulator. The result is placed in the accumulator. The CY and AC flags are cleared.

1	0	1	1	0	S	S	S
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: register  
Flags: Z,S,P,CY,AC

## CMP M (Compare memory)

$(A) - ((H) (L))$

The content of the memory location whose address is contained in the H and L registers is subtracted from the accumulator. The accumulator remains unchanged. The condition flags are set as a result of the subtraction. The Z flag is set to 1 if  $(A) = ((H) (L))$ . The CY flag is set to 1 if  $(A) < ((H) (L))$ .

1	0	1	1	1	1	1	0
---	---	---	---	---	---	---	---

Cycles: 2  
States: 7  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

## RAL (Rotate left through carry)

$(A_{n-1}) - (A_0); (CY) - (A_n)$

$(A_0) - (CY)$

The content of the accumulator is rotated left one position through the CY flag. The low order bit is set equal to the CY flag and the CY flag is set to the value shifted out of the high order bit. Only the CY flag is affected.

0	0	0	1	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Addressing: immediate  
Flags: CY

## LAMPIRAN

-11-

**RAR** (Rotate right through carry)  
 $(A_n) = (A_{n-1})(CY) - (A_0)$   
 $(A_7) = (CY)$

The content of the accumulator is rotated right one position through the CY flag. The high-order bit is set to the CY flag and the CY flag is set to the value shifted out of the low-order bit. Only the CY flag is affected.

0	0	0	1	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: CY

**CMA** (Complement-accumulator) $(A) - (\bar{A})$ 

The contents of the accumulator are complemented (zero bits become 1, one bits become 0). No flags are affected.

0	0	1	0	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: none

**CMC** (Complement carry) $(CY) - (\bar{CY})$ 

The CY flag is complemented. No other flags are affected.

0	0	1	1	1	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: CY

**STC** (Set carry) $(CY) - 1$ 

The CY flag is set to 1. No other flags are affected.

0	0	1	1	0	1	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: CY

## 4.6.4 Branch Group

This group of instructions alter normal sequential program flow.

Condition flags are not affected by any instruction in this group.

The two types of branch instructions are unconditional and conditional. Unconditional transfers simply perform the specified operation on register PC (the program counter). Conditional transfers examine the status of one of the four processor flags to determine if the specified branch is to be executed. The conditions that may be specified are as follows:

CONDITION	CCC
NZ — not zero ( $Z = 0$ )	000
Z — zero ( $Z = 1$ )	001
NC — no carry ( $CY = 0$ )	010
C — carry ( $CY = 1$ )	011
PO — parity odd ( $P = 0$ )	100
PE — parity even ( $P = 1$ )	101
P — plus ( $S = 0$ )	110
M — minus ( $S = 1$ )	111

**JMP addr** (Jump)  
 $((PC) - (byte 3)(byte 2))$   
Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	0	0	1	1
low-order addr							
high-order addr							

Cycles: 3  
States: 10  
Addressing: immediate  
Flags: none

**Condition addr** (Condition call)  
If (CCC),  
 $((SP) - 1) - (PCH)$   
 $((SP) - 2) - (PCL)$   
 $(SP) - (SP) - 2$   
 $((PC) - (byte 3)(byte 2))$

If the specified condition is true, the actions specified in the CALL instruction (see above) are performed; otherwise, control continues sequentially.

1	1	C	C	C	1	0	0
low-order addr							
high-order addr							

Cycles: 2/5  
States: 9/18  
Addressing: immediate/  
reg. indirect  
Flags: none

**RET** (Return)

$((PCL) - ((SP)))$   
 $((PCH) - ((SP) + 1))$   
 $(SP) - (SP) + 2$

The content of the memory location whose address is specified in register SP is moved to the low-order eight bits of register PC. The content of the memory location whose address is one more than the content of register SP is moved to the high-order eight bits of register PC. The content of register SP is incremented by 2.

1	1	0	0	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 10  
Addressing: reg. indirect  
Flags: none

**CALL addr** (Call)  
 $((SP) - 1) - (PCH)$   
 $((SP) - 2) - (PCL)$   
 $(SP) - (SP) - 2$   
 $((PC) - (byte 3)(byte 2))$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Control is transferred to the instruction whose address is specified in byte 3 and byte 2 of the current instruction.

1	1	0	0	1	1	0	1
low-order addr							
high-order addr							

Cycles: 5  
States: 18  
Addressing: immediate/  
reg. indirect  
Flags: none

**RECDON** (Conditional return)

If (CCC),  
 $((PCL) - ((SP)))$   
 $((PCH) - ((SP) + 1))$   
 $(SP) - (SP) + 2$

If the specified condition is true, the actions specified in the RET instruction (see above) are performed; otherwise, control continues sequentially.

1	1	C	C	C	0	0	0
---	---	---	---	---	---	---	---

Cycles: 1/3  
States: 6/12  
Addressing: reg. indirect  
Flags: none

## LAMPIRAN

- 12 -

**RST n** (Restart)  
 $((SP) - 1) - (PCH)$   
 $((SP) - 2) - (PCL)$   
 $((SP) - (SP)) - 2$   
 $(PC) - 8 - (NNN)$

The high-order eight bits of the next instruction address are moved to the memory location whose address is one less than the content of register SP. The low-order eight bits of the next instruction address are moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two. Control is transferred to the instruction whose address is eight times the content of NNN.

1	1	N	N	N	1	1	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	N	N	N	0	0	0	0

Program Counter After Restart

**PCHL** (Jump H and L indirect – move H and L to PC)  
 $(PCH) - (H)$   
 $(PCL) - (L)$

The content of register H is moved to the high-order eight bits of register PC. The content of register L is moved to the low-order eight bits of register PC.

1	1	1	0	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 6  
Addressing: register  
Flags: none

**4.6.5 Stack, I/O, and Machine Control Group**  
This group of instructions performs I/O, manipulates the Stack, and alters internal control flags.

Unless otherwise specified, condition flags are not affected by any instructions in this group.

**PUSH rp** (Push)

$((SP) - 1) - (rh)$   
 $((SP) - 2) - (rl)$   
 $((SP) - (SP)) - 2$

The content of the high-order register of register pair rp is moved to the memory location whose address is one less than the content of register SP. The content of the low-order register of register pair rp is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	P	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none

**PUSH PSW** (Push processor status word)

$((SP) - 1) - (A)$   
 $((SP) - 2)_0 - (CY), ((SP) - 2)_1 - X$   
 $((SP) - 2)_2 - (P), ((SP) - 2)_3 - X$   
 $((SP) - 2)_4 - (AC), ((SP) - 2)_5 - X$   
 $((SP) - 2)_6 - (Z), ((SP) - 2)_7 - (S)$   
 $((SP) - (SP)) - 2$

X: Undefined.

The content of register A is moved to the memory location whose address is one less than register SP. The contents of the condition flags are assembled into a processor status word and the word is moved to the memory location whose address is two less than the content of register SP. The content of register SP is decremented by two.

1	1	1	1	0	1	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 12  
Addressing: reg. indirect  
Flags: none

FLAG WORD

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z	X	AC	X	P	X	CY

X: undefined

**XTHL** (Exchange stack top with H and L)

 $(L) - ((SP))$  $(H) - ((SP) + 1)$ 

The content of the L register is exchanged with the content of the memory location whose address is specified by the content of register SP. The content of the H register is exchanged with the content of the memory location whose address is one more than the content of register SP.

1	1	1	0	0	0	1
---	---	---	---	---	---	---

Cycles: 5  
States: 16  
Addressing: reg. indirect  
Flags: none

**SPHL** (Move HL to SP) $(SP) - (H) (L)$ 

The contents of registers H and L (16 bits) are moved to register SP.

1	1	1	1	1	0	0	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 6  
Addressing: register  
Flags: none

**POP rp** (POP)

$(ri) - ((SP))$   
 $(rh) - ((SP) + 1)$   
 $(SP) - (SP) + 2$

The content of the memory location, whose address is specified by the content of register SP, is moved to the low-order register of register pair rp. The content of the memory location, whose address is one more than the content of register SP, is moved to the high-order register of register rp. The content of register SP is incremented by 2. Note: Register pair rp = SP may not be specified.

1	1	R	P	0	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 10  
Addressing: reg.indirect  
Flags: none

**IN port** (Input) $(A) - (data)$ 

The data placed on the eight bit bi-directional data bus by the specified port is moved to register A.

1	1	0	1	1	0	1	1
---	---	---	---	---	---	---	---

port

Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

**POP PSW** (Pop processor status word)

$(CY) - ((SP))_0$   
 $(P) - ((SP))_1$   
 $(AC) - ((SP))_2$   
 $(Z) - ((SP))_3$   
 $(S) - ((SP))_4$   
 $(A) - ((SP))_5$   
 $(SP) - (SP) + 2$

The content of the memory location whose address is specified by the content of register SP is used to restore the condition flags. The content of the memory location whose address is one more than the content of register SP is moved to register A. The content of register SP is incremented by 2.

1	1	1	1	0	0	0	1
---	---	---	---	---	---	---	---

Cycles: 3  
States: 10  
Addressing: reg. indirect  
Flags: Z,S,P,CY,AC

**OUT port** (Output) $(data) - (A)$ 

The content of register A is placed on the eight bit bi-directional data bus for transmission to the specified port.

1	1	0	1	0	0	1	1
---	---	---	---	---	---	---	---

port

Cycles: 3  
States: 10  
Addressing: direct  
Flags: none

**PUSH PSW** (Push processor status word)

$((SP) - 1) - (A)$   
 $((SP) - 2)_0 - (CY), ((SP) - 2)_1 - X$   
 $((SP) - 2)_2 - (P), ((SP) - 2)_3 - X$   
 $((SP) - 2)_4 - (AC), ((SP) - 2)_5 - X$   
 $((SP) - 2)_6 - (Z), ((SP) - 2)_7 - (S)$   
 $((SP) - (SP)) - 2$

X: Undefined.

**LAMPIRAN**

- 13 -

**EI** (Enable interrupts)

The interrupt system is enabled following the execution of the next instruction.

1	1	1	1	1	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the EI instruction. Placing an EI instruction on the bus in response to INTA during an INA cycle is prohibited.

**DI** (Disable interrupts)

The interrupt system is disabled immediately following the execution of the DI instruction.

1	1	1	1	0	0	1	1
---	---	---	---	---	---	---	---

Cycles: 1  
States: 4  
Flags: none

NOTE: Interrupts are not recognized during the DI instruction. Placing a DI instruction on the bus in response to INTA during an INA cycle is prohibited.

**HLT** (Halt)

The processor is stopped. The registers and flags are unaffected. A second ALE is generated during the execution of HLT to strobe out the Halt cycle status information. (See SIM instruction.)

0	1	1	1	0	1	1	0
---	---	---	---	---	---	---	---

Cycles: 1+  
States: 5  
Flags: none

**NOP** (No op)

No operation is performed. The registers and flags are unaffected.

0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---


Cycles: 1  
States: 4  
Flags: none

**RIM** (Read Interrupt Masks)

The RIM instruction loads data into the accumulator relating to interrupts and the serial input. This data contains the following information:

- Current interrupt mask status for the RST 5.5, 6.5, and 7.5 hardware interrupts (1 = mask disabled)
- Current interrupt enable flag status (1 = Interrupts enabled) except immediately following a TRAP interrupt. (See below.)
- Hardware interrupts pending (i.e., signal received but not yet serviced), on the RST 5.5, 6.5, and 7.5 lines.
- Serial input data.

Immediately following a TRAP interrupt, the RIM instruction must be executed as a part of the service routine if you need to retrieve current interrupt status later. Bit 3 of the accumulator is (in this special case only) loaded with the interrupt enable (IE) flag status that existed prior to the TRAP interrupt. Following an RST 5.5, 6.5, 7.5, or INTA interrupt, the interrupt flag flip-flop reflects the current interrupt enable status. Bit 6 of the accumulator (17.5) is loaded with the status of the RST 7.5 flip-flop, which is always set (edge-triggered) by an input on the RST 7.5 input line, even when that interrupt has been previously masked. (See SIM instruction.)



Cycles: 1  
States: 4  
Flags: none


**SIM** (Set Interrupt Masks)

The execution of the SIM instruction uses the contents of the accumulator (which must be previously loaded) to perform the following functions:

- Program the interrupt mask for the RST 5.5, 6.5, and 7.5 hardware interrupts.
- Reset the edge-triggered RST 7.5 input latch.
- Load the SOD output latch.

To program the interrupt masks, first set accumulator bit 3 to 1 and set to 1 any bits 0, 1, and 2, which disable interrupts RST 5.5, 6.5, and 7.5, respectively. Then do a SIM instruction. If accumulator bit 3 is 0 when the SIM instruction is executed, the interrupt mask register will not change. If accumulator bit 4 is 1 when the SIM instruction is executed, the RST 7.5 latch is then reset. RST 7.5 is distinguished by the fact that its latch is always set by a rising edge on the RST 7.5 input pin, even if the jump to service routine is inhibited by masking. This latch remains high until cleared by a RESET IN, by a SIM instruction with accumulator bit 4 high, or by an internal processor acknowledge to an RST 7.5 interrupt subsequent to the removal of the mask (by a SIM instruction). The RESET IN signal always sets all three RST mask bits.

If accumulator bit 6 is at the 1 level when the SIM instruction is executed, the state of accumulator bit 7 is loaded into the SOD latch and thus becomes available for interface to an external device. The SOD latch is unaffected by the SIM instruction if bit 6 is 0. SOD is always reset by the RESET IN signal.



Cycles: 1  
States: 4  
Flags: none

## LAMPIRAN

## Kad Rujukan Bahasa Penghimpunan 8085

-14-

DATA TRANSFER GROUP			ARITHMETIC AND LOGICAL GROUP			BRANCH CONTROL GROUP		I/O AND MACHINE CONTROL		ASSEMBLER REFERENCE (Cont.)	
Move	Move (cont)	Move Immediate	Add	Increment**	Logical**	Jump	Stack Ops	Pseudo Instruction			
MOV AA, FF	MOV EA, SF	A, byte JE	A, 87	A, JC	A, A7	JMP adr C3	S, C5	ORG			
MOV AB, 78	MOV EB, 56	B, byte 06	B, 80	B, A0	B, D5	JNZ adr C2	H, D5	END			
MOV AC, 79	MOV EC, 59	C, byte 16	C, 81	C, A1	C, E5	JZ adr CA	M, E5	EQU			
MOV AD, 7A	MOV ED, 5A	D, byte 1E	D, 82	D, A2	D, F5	JNC adr D2	PSW	SET			
MOV AE, 7B	MOV EE, 5B	E, byte 2E	E, 83	E, A3	E, F1	JPO adr E2	S, D1	DS			
MOV AH, 7C	MOV EH, 5C	F, byte 29	F, 84	F, A4	F, D1	JPO adr EA	M, E1	DB			
MOV AL, 7D	MOV EL, 5D	G, byte 2E	G, 85	G, A5	G, F1	JP adr F2	L, E1	DW			
MOV AS, 7E	MOV ES, 5E	H, byte 36	H, 86	H, A6	H, F1	JM adr FA	PSW	RET			
MOV BA, 47	MOV HA, 67		I, 87	I, A7	I, F1	PCHL adr ES	XTHL E3	MACRO			
MOV BB, 40	MOV HB, 60		J, 88	J, A8	J, F1	SPHL adr FS	SPHL FS	ENDM			
MOV BC, 41	MOV HC, 61		K, 89	K, A9	K, F1			LOCAL			
MOV BD, 42	MOV MD, 62	Load Immediate	L, 8A	L, A0	L, F1			REPT			
MOV BE, 43	MOV ME, 63		M, 8B	M, A1	M, F1			IRP			
MOV BH, 44	MOV MH, 64	LXI	N, 8C	N, A2	N, F1			RPC			
MOV BL, 45	MOV ML, 65		O, 8D	O, A3	O, F1			EXITM			
MOV BB, 46	MOV MB, 66		P, 8E	P, A4	P, F1						
MOV CA, 47	MOV HA, 67		Q, 8F	Q, A5	Q, F1						
MOV CB, 48	MOV HB, 68	Load/Store	R, 90	R, A6	R, F1						
MOV CC, 49	MOV HC, 69		S, 91	S, A7	S, F1						
MOV CD, 4A	MOV LD, 6A	LDAX B, DA	T, 92	T, A8	T, F1						
MOV CE, 4B	MOV LD, 6B	LDAX D, TA	U, 93	U, A9	U, F1						
MOV CH, 4C	MOV LE, 6B	LHLD adr 2A	V, 94	V, A0	V, F1						
MOV CL, 4D	MOV LM, 6C	LDA adr 3A	W, 95	W, A1	W, F1						
MOV CH, 4E	MOV LM, 6E	STAX B, 02	X, 96	X, A2	X, F1						
MOV DA, 4F	MOV MA, 77	STAX D, 12	Y, 97	Y, A3	Y, F1						
MOV DS, 50	MOV MB, 70	SHLD adr 22	Z, 98	Z, A4	Z, F1						
MOV DC, 51	MOV MC, 71	STA adr 32	SP, 99	SP, A5	SP, F1						
MOV DD, 52	MD, 72										
MOV DE, 53	ME, 73										
MOV DH, 54	MH, 74										
MOV DL, 55	ML, 75										
MOV DM, 56	XCHG EB										
*Data = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.											
**Data = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.											
MOV - constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity. (Second byte of 3-byte instructions)											
MOV - constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity. (Second and Third bytes of 3-byte instructions)											
AD - 16-bit address (Second and Third bytes of 3-byte instructions)											
* all Regs (C, E, S, P, A, C) affected											
** all Regs except CARRY affected. Incidence INX and DCX affect no Regs!											
† only CARRY affected											
All information copyright Texas Corporation 1976											

## 8085A CPU INSTRUCTIONS IN OPERATION CODE SEQUENCE

OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC	OP CODE	MNEMONIC
00 NOP		2B DCX H	56 MOV D,M	81 ADD C	AC XRA H	D7 RST 2					
01 LXI B,D16		2C INR L	57 MOV D,A	82 ADD D	AD XRA L	D8 RC					
02 STAX B		2D DCR L	58 MOV E,B	83 ADD E	AE XRA M	D9 -					
03 INX B		2E MVI L,D8	59 MOV E,C	84 ADD H	AF XRA A	DA JC Adr					
04 INR B		2F CMA	5A MOV E,D	85 ADD L	80 ORA B	DB IN D8					
05 DCR B		30 SIM	5B MOV E,E	86 ADD M	81 ORA C	DC CC Adr					
06 MVI B,D8		31 LXI SP,D16	5C MOV E,H	87 ADD A	82 ORA D	DD -					
07 RLC		32 STA Adr	5D MOV E,L	88 ADC B	83 ORA E	DE SBI D8					
08 -		33 INX SP	5E MOV E,M	89 ADC C	84 ORA H	DF RST 3					
09 DAD B		34 INR M	5F MOV E,A	8A ADC D	85 ORA L	E0 RPO H					
0A LDAX B		35 DCR M	60 MOV H,B	8B ADC E	86 ORA M	E1 POP H					
0B DCX B		36 MVI M,D8	61 MOV H,C	8C ADC H	87 ORA A	E2 JPO Adr					
0C INR C		37 STC	62 MOV H,D	8D ADC L	88 CMP B	E3 XTHL					
0D DCR C		38 -	63 MOV H,E	8E ADC M	89 CMP C	E4 CPO Adr					
0E MVI C,D8		39 DAD SP	64 MOV H,H	8F ADC A	BA CMP D	E5 PUSH H					
0F RRC		3A LDA Adr	65 MOV H,L	90 SUB B	BB CMP E	E6 ANI D8					
10 -		38 DCX SP	66 MOV H,M	91 SUB C	BC CMP H	E7 RST 4					
11 LXI D,D16		3C INR A	67 MOV H,A	92 SUB D	BD CMP L	E8 RPE					
12 STAX D		3D DCR A	68 MOV L,B	93 SUB E	BE CMP M	E9 PCHL					
13 INX D		3E MVI A,D8	69 MOV L,C	94 SUB H	BF CMP A	EA JPE Adr					
14 INR D		3F CMC	70 MOV L,D	95 SUB L	CG RNZ Adr	EB XCHG					
15 DCR D		40 MOV B,B	71 MOV L,E	96 SUB M	C1 POP B	EC CPE Adr					
16 MVI D,D8		41 MOV B,C	72 MOV L,H	97 SUB A	C2 JNZ Adr	ED -					
17 RAL		42 MOV B,D	73 MOV M,E	98 SUB B	C3 JMP Adr	EE RST 5					
18 -		43 MOV B,E	74 MOV M,H	99 SBB C	C4 CNZ Adr	EF RST 5					
19 DAD D		44 MOV B,H	75 MOV M,L	9A SBB D	C5 PUSH B	FO RP					
1A LDAX D		45 MOV B,L	76 HLT	9B SBB E	C6 ADI D8	F1 POP PSW					
1B DCX D		46 MOV B,M	77 MOV M,A	9C SBB H	C7 RST 0	F2 JP Adr					
1C INR E		47 MOV B,A	78 MOV A,B	9D SBB L	C8 RZ	F3 DI					
1D DCR E		48 MOV C,B	79 MOV A,C	9E SBB M	C9 RET Adr	F4 CP Adr					
1E MVI E,D8		49 MOV C,C	7A MOV A,D	9F SBB A	CA JZ	F5 PUSH PSW					
1F RAR		50 MOV C,D	7B MOV A,E	A0 ANA B	CB -	F6 ORI D8					
20 RIM		51 MOV D,B	7C MOV A,H	A1 ANA C	CC CALL Adr	F7 RST 6					
21 LXI H,D16		52 MOV D,C	7D MOV A,I	A2 ANA D	CD ACI D8	F8 RM					
22 SHLD Adr		53 MOV D,E	7E MOV A,M	A3 ANA E	CE RST 1	F9 SPHL					
23 INX H		54 MOV C,A	7F MOV A,A	A4 ANA H	CF RNC D	FA JM Adr					
24 INR H		55 MOV D,B	80 ADD B	A5 ANA L	DO RNC D	FB EI					
25 DCR H		56 MOV D,C	81 ADD B	A6 ANA M	D1 POP D	FC CM Adr					
26 MVI H,D8		57 MOV D,E	82 ADD B	A7 ANA A	D2 JNC Adr	FD CNC Adr					
27 DAA		58 MOV D,H	83 ADD B	A8 XRA B	D3 OUT DB	FE CPI D8					
28 -		59 MOV D,I	84 ADD B	A9 XRA C	D4 PUSH D	FF RST 7					
29 DAD H		60 MOV D,J	85 ADD B	AA XRA D	D5 PUSH D						
2A LHLD Adr		61 MOV D,L	86 ADD B	AB XRA E	D6 SUI D8						

DB = constant, or logical/arithmetic expression that evaluates to an 8-bit data quantity.

D16 = constant, or logical/arithmetic expression that evaluates to a 16-bit data quantity.

## LAMPIRAN

- 15 -

## ASCII Code Table

DECIMAL VALUE	◆	0	16	32	48	64	80	96	112	128	144	160	176	192	208	224	240
HEXA- DECIMAL VALUE	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F	
0 0	BLANK (NULL)	►	BLANK (SPACE)	0	@	P	'	p	€	É	á	“	”	“	”	∞	≡
1 1	☺	◀	!	1	A	Q	a	q	ü	Æ	í	“	”	“	”	β	±
2 2	☻	↕	"	2	B	R	b	r	é	FE	ó	“	”	“	”	γ	≥
3 3	♥	!!	#	3	C	S	c	s	â	ô	ú	“	”	“	”	π	≤
4 4	♦	Π	\$	4	D	T	d	t	ä	ö	ñ	“	”	“	”	Σ	ʃ
5 5	♣	§	%	5	E	U	e	u	à	ò	Ñ	“	”	“	”	σ	∫
6 6	♠	-	&	6	F	V	f	v	å	û	á	“	”	“	”	μ	÷
7 7	•	↑	'	7	G	W	g	w	ç	ù	o	“	”	“	”	τ	≈
8 8	•	↑	(	8	H	X	h	x	ê	ÿ	ö	“	”	“	”	Φ	°
9 9	○	↓	)	9	I	Y	i	y	ë	Ö	Γ	“	”	“	”	∅	•
10 A	○	→	*	:	J	Z	j	x	è	Ü	¬	“	”	“	”	Ω	•
11 B	♂	←	+	;	K	[	k	{	í	¢	½	“	”	“	”	δ	√
12 C	♀	∟	,	<	L	\	l	:	î	£	¼	“	”	“	”	∞	η
13 D	♪	↔	-	=	M	]	m	}	í	¥	í	“	”	“	”	Ø	²
14 E	♪	▲	.	>	N	^	n	~	Ä	Pts	«	“	”	“	”	È	■
15 F	☼	▼	/	?	O	_	o	△	Å	f	»	“	”	“	”	□	BLANK 'FF'


LAMPIRAN

- 16 -

...18/-

## Pengkodan SN74LS138

**Rajah pin keluaran dan simbolnya**



**Jadual fungsi**

G <sub>1</sub>	G <sub>2</sub>	G <sub>3</sub>	A	B	C	Y <sub>0</sub>	Y <sub>1</sub>	Y <sub>2</sub>	Y <sub>3</sub>	Y <sub>4</sub>	Y <sub>5</sub>	Y <sub>6</sub>	Y <sub>7</sub>
X	X	1	X	X	X	1	1	1	1	1	1	1	1
X	1	X	X	X	X	1	1	1	1	1	1	1	1
0	X	X	X	X	X	1	1	1	1	1	1	1	1
1	0	0	0	0	0	0	1	1	1	1	1	1	1
1	0	0	0	0	1	1	0	1	1	1	1	1	1
1	0	0	0	1	0	1	1	0	1	1	1	1	1
1	0	0	0	1	1	1	1	1	0	1	1	1	1
1	0	0	1	0	0	1	1	1	1	0	1	1	1
1	0	0	1	0	1	1	1	1	1	1	0	1	1
1	0	0	1	1	0	1	1	1	1	1	1	0	1
1	0	0	1	1	1	1	1	1	1	1	1	1	0



## LAMPIRAN

8085AH/8085AH-2/8085AH-1

intel

Table 1. Pin Description (Continued)

Symbol	Type	Name and Function	Name and Function
TRAP	I	Trap interrupt. It is a non-maskable RESTART interrupt. It is recognized at the same time as INTN or RST 5.5. It is unaffected by any mask or interrupt enable. It has the highest priority of any interrupt. (See Table 2.)	Reset Out: Reset Out indicates CPU is being reset. Can be used as a system reset. The signal is synchronized to the processor clock and lasts an integral number of clock periods.
X <sub>1</sub> , X <sub>2</sub>	I		X <sub>1</sub> and X <sub>2</sub> : Are connected to a crystal, LC, or RC network to drive the internal clock generator. X <sub>1</sub> can also be an external clock input from a logic gate. The input frequency is divided by 2 to give the processor's internal operating frequency.
CLK	O	Clock Clock output for use as a system clock. The period of CLK is twice the X <sub>1</sub> , X <sub>2</sub> input period.	
SID	I	Serial Input Data Line: The data on this line is loaded into accumulator bit 7 whenever a RMW instruction is executed.	Serial Output Data Line: The output SID is set near as specified by the SIM instruction.
SOD	O		Power: +5 volt supply.
V <sub>CC</sub>			Ground: Reference.
V <sub>SS</sub>			

Table 2. Interrupt Priority, Restart Address, and Sensitivity

Name	Priority	Address Branched To (1)	Type Trigger
TRAP	1	24H	Rising edge AND high level until sampled.
RST 7.5	2	30H	Rising edge latched.
RST 6.5	3	34H	High level until sampled.
RST 5.5	4	2CH	High level until sampled.
INTR	5	See Note (2).	High level until sampled.

- NOTES:
1. The processor pushes the PC on the stack before branching to the indicated address.
  2. The address branched to depends on the instruction provided to the CPU when the interrupt is acknowledged.

## FUNCTIONAL DESCRIPTION

The 8085AH is a complete 8-bit parallel central processor. It is designed with N-channel, depletion load, silicon gate technology (HMOS), and requires a single +5 volt supply. Its basic clock speed is 3 MHz (8085AH), 5 MHz (8085AH-2), or 6 MHz (8085AH-1), thus improving on the present 8080A's performance with higher system speed. Also it is designed to fit into a minimum system of three IC's: The CPU (8085AH), a RAM/I/O (81564), and an EPROM/M/O chip (8780A).

The 8085AH has twelve addressable 8-bit registers. Four of them can function only as 16-bit register pairs. Six others can be used interchangeably as 8-bit registers or as 16-bit register pairs. The 8085AH register set is as follows:

Mnemonic	Register	Contents
ACC or A	Accumulator	8 bits
PC	Program Counter	16-bit address
BC,DE,HL	General-Purpose Registers, data pointer (HL)	8 bits x 8 or 16 bits x 3
SP	Stack Pointer	16-bit address
Flags or F	Flag Register	5 flags (8-bit space)

The 8085AH uses a multiplexed Data Bus. The address is split between the higher 8-bit Address Bus and the lower 8-bit Address/Data Bus. During the first T state (clock cycle) of a machine cycle the low order address is sent out on the Address/Data bus. These lower 8 bits may be latched externally by the Address Latch Enable signal (ALE). During the rest of the machine cycle the data bus is used for memory or I/O data.

The 8085AH provides RD, WR, So, Si, and IOM signals for bus control. An Interrupt Acknowledge signal (INTA) is also provided. HOLD and all interrupts are synchronized with the processor's internal clock. The 8085AH also provides Serial Input Data (SID) and Serial Output Data (SOD) lines for simple serial interface.

In addition to these features, the 8085AH has three maskable, vector interrupt pins, one nonmaskable TRAP interrupt, and a bus vectored interrupt, INTR.

**INTERRUPT AND SERIAL I/O**  
The 8085AH has 5 interrupt inputs: INTN, RST 5.5, RST 6.5, RST 7.5, and TRAP. INTN is identical in function to the 8080A INT. Each of the three RESTART inputs, 5.5, 6.5, and 7.5, has a programmable mask. TRAP is also a RESTART interrupt but it is nonmaskable.

The three maskable interrupts cause the internal execution of RESTART (saving the program counter in the stack and branching to the RESTART address) if the interrupt is enabled and if the interrupt mask is not set. The nonmaskable TRAP causes the internal execution of a RESTART vector independent of the state of the interrupt enable or masks. (See Table 2.)

There are two different types of inputs in the restart interrupt. RST 5.5 and RST 6.5 are high level-sensitive like INTR (and INT on the 8080) and are recognized with the same timing as INTR. RST 7.5 is rising edge-sensitive.

For RST 7.5, only a pulse is required to set an internal flip-flop which generates the internal interrupt request (a normally high level signal with a low going pulse is recommended for highest system noise immunity). The RST 7.5 requests flip-flop remains set until the request is serviced. Then it is reset automatically. This flip-flop may also be reset by using the SIM instruction or by issuing a RESET IN to the 8085AH. The RST 7.5 internal flip-flop will be set by a pulse on the RST 7.5 pin even when the RST 7.5 interrupt is masked out.

The status of the three RST interrupt masks can only be affected by the SIM instruction and RESET IN. (See SIM, Chapter 5 of the 8080/8085 User's Manual.)

The interrupts are arranged in a fixed priority that determines which interrupt is to be recognized if more than one is pending as follows: TRAP—highest priority, RST 7.5, RST 6.5, RST 5.5, INTR—lowest priority. This priority scheme does not take into account the priority of a routine that was started by a higher priority interrupt. RST 7.5 can interrupt an RST 7.5 routine if the interrupts are re-enabled before the end of the RST 7.5 routine.

The TRAP interrupt is useful for catastrophic events such as power failure or bus error. The TRAP input is recognized just as any other interrupt but has the highest priority. It is not affected by any flag or mask. The TRAP input must go high and remain high until it is acknowledged. It will not be recognized again until it goes low, then high again. This avoids any false triggering due to noise or logic glitches. Figure 4 illustrates the TRAP interrupt request circuitry within the 8085AH. Note that the servicing of any interrupt (TRAP, RST 7.5, RST 6.5, RST 5.5, INTR) disables all future interrupts (except TRAPS) until an EI instruction is executed.




Figure 3. Power-On Reset Circuit

intel

## 8155H/8156H/8155H-2/8156H-2 2048-BIT STATIC HMOS RAM WITH I/O PORTS AND TIMER

- Single +5V Power Supply with 10% Voltage Margins
- 30% Lower Power Consumption than the 8155 and 8156
- 256 Word x 8 Bits
- Completely Static Operation
- Internal Address Latch
- 2 Programmable 8-Bit I/O Ports
- 1 Programmable 6-Bit I/O Port
- Programmable 14-Bit Binary Counter/Timer
- Compatible with 8085AH and 8088 CPU
- Multiplexed Address and Data Bus
- Available In EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8155H and 8156H are RAM and I/O chips implemented in N-Channel, depletion load, silicon gate technology (HMOS), to be used in the 8085AH and 8088 microprocessor systems. The RAM portion is designed with 2048 static cells organized as 256 x 8. They have a maximum access time of 400 ns with no wait states in 8085AH CPU. The 8155H-2 and 8156H-2 have maximum access times of 330 ns for use with the 8085AH-2 and the 5 MHz 8088 CPU. The I/O portion consists of three general purpose I/O ports. One of the three ports can be programmed to be status pins, thus allowing the other two ports to operate in handshake mode. A 14-bit programmable counter/timer is also included on chip to provide either a square wave or terminal count pulse for the CPU system depending on timer mode.

265

Table 1. Pin Description

Symbol	Type	Name and Function
RESET	I	Reset: Pulse provided by the ROM/SRAM to initialize the system (connect to 8085AH RESET OUT). Input high on this line resets the chip and initializes the three I/O ports to input mode. The width of RESET pulse should typically be 1 microsecond clock cycle times.
AD <sub>0-7</sub>	VO	Address/Data: 8-bit Address/Data line that interfaces with the CPU lower 8-bit Address/Data Bus. The 8-bit address is latched into the address latch inside the 8155H/8156H on the falling edge of ALE. The address can be either for the memory section or the I/O section depending on the IO/M input. The AD <sub>0-7</sub> data is either written into the chip or read from the chip, depending on the WR or RD input signal.
CE or OE	I	Chip Enable: On the 8155H, this pin is CE and is ACTIVE HIGH. On the 8156H, this pin is CE and is ACTIVE HIGH.
RD	I	Read Control: Input low on this pin latches the RAM content into the AD <sub>0-7</sub> buffers. If IO/M pin is high, the RAM content will be read out to the AD <sub>0-7</sub> buffers. Otherwise the content of the selected I/O port is communicated to registers which are read out to the AD <sub>0-7</sub> buffers.
WR	I	Write Control: Input low on this pin with the Chip Enable active寫入 the data on the Address/Data bus to be written to the RAM or I/O ports and command/status register, depending on IO/M.
ALE	I	Address Latch Enable: This control signal latches both the address on the AD <sub>0-7</sub> lines and the state of the Chip Enable and IO/M into the chip at the falling edge of ALE.
IO/M	I	IO Memory: Selects memory if low and I/O and command/status registers if high.
PC <sub>0-7</sub> (8)	VO	Port A: These 8 pins are general purpose I/O pins. The read direction is selected by programming the command register.
PC <sub>8-15</sub> (8)	VO	Port B: These 8 pins are general purpose I/O pins. The write direction is selected by programming the command register.
PC <sub>0-15</sub> (8)	VO	Port C: These 8 pins can function as either input port, output port, or as control signals for PA and PB. Programming is done through the command register. When PC <sub>0-5</sub> are used as control signals, they provide the following: PC <sub>0</sub> — A INT# (Port A Interrupt) PC <sub>1</sub> — ABF (Port A Buffer Full) PC <sub>2</sub> — XST# (Port A Stroke) PC <sub>3</sub> — B INT# (Port B Interrupt) PC <sub>4</sub> — B BF (Port B Buffer Full) PC <sub>5</sub> — B ST# (Port B Stroke)
TIMER IN	I	Timer Input: Input to the counter/timer.
TIMER OUT	O	Timer Output: This output can be either a square wave or a pulse, depending on the timer mode.
V <sub>CC</sub>	V	Voltage: +5 VDC supply.
GND		Ground: Ground reference.




Figure 1. Block Diagram

Intel Component Agreement No Responsibility for Use of Any Circuitry Other Than Circuity Embodied in an Intel Product. No Other Circuit Patents are Invited.  
© INTEL CORPORATION, 1981

Figure 2. Pin Configuration




Figure 3. 8155H/8156H Internal Registers

The 8155H/8156H contains the following:

- 2k Bit Static RAM organized as 256 x 8
- Two 8-bit I/O ports (PA & PB) and one 6-bit I/O port (PC)
- 14-bit timer-counter



The IO/M (IO/Memory Select) pin selects either the line registers (Command, Status, PC<sub>0-7</sub>, PC<sub>8-15</sub>) or the memory (RAM) portion.

The 8-bit address on the Address/Data lines, Chip Enable input CE or CE<sub>1</sub>, and IO/M are all latched on-chip at the falling edge of ALE.


...22/-

interrupt that the 8155H sends out. The second is an output signal indicating whether the buffer is full or empty, and the third is an input pin to accept a strobe for the strobed input mode. (See Table 2.)

When the 'C' port is programmed to either ALT3 or ALT4, the control signals for PA and PB are initialized as follows:



X: Don't Care  
1: NO Address must be qualified by CE = 1 (111101) or OE = 0 (01100) and RD/RD = 1 in order to select the appropriate register.



**Figure 6.** Status Register Bit Assignment

INPUT/OUTPUT SECTION

The I/O section of the 8155H@150H consists of five registers: (See Figure 7-1)

- Command/Status Register (C/S) — Both registers are assigned the address  $xxx0x00$ . The C/S address

When the C/S registers are selected during WRITE operation, a command is written into the command register. The contents of this register are not accessible for usual purposes.

- PA Register — This register can be programmed to be through the 'B' pins.
- When the C/S (XXXX0000) is selected during a READ operation, the status information of the VO ports and the timer becomes available on the AD0-7 lines.

- The address of this register is **XXXX0001**.
  - PB Register** — This register functions the same as **PA Register**. The **IO** pins assigned are **PB<sub>0</sub>-7**. The address of this register is **XXXX0010**.
  - PC Register** — This register has the address **XXXX0011** and contains only **6 bits**. The **6 bits** can be programmed to be either **input** points, **output** ports or as **control** signals for **PA** and **PB** by properly programming the **AD<sub>2</sub>** and **AD<sub>3</sub>** bits of the **C/S** register.

- When PC0-5 is used as a control port, 3 bits are assigned for Port A and 3 for Port B. The first bit is an




Figure 4. S155H/S156H On-setitis Meningitis Case


#### **PROGRAMMING OF THE COMMAND REGISTER**

The command register consists of eight latches. Four bits (0-3) define the mode of the ports, two bits (4-5) enable or disable the interrupt from port C when it acts as control port, and the last two bits (6-7) are for the timer. The command register contents can be altered at any time by using the I/O address XXXX0000 during a WRITE operation with the Chip Enable active and IO/M = 1. The meaning of each bit of the command byte is defined in Figure 5. The contents of the command register may change before we read them.


## READING THE STATUS REGISTER

The status register consists of seven latches, one for each bit; six 0's, for the status of the ports and one 6 for the status of the timer.

The status of the timer and the I/O sections can be polled by reading the Status Register (address XXXX000). Status word format is shown in Figure 6. Note that you may never write to the status register since the command register shares the same I/O address and the command register is selected when a write to that address is issued.



**Figure 5.** Command Register Bit Assignment



**Figure 3.** 0155HW156H Port Functions

intel

8155H/8155H/8155H-2/8155H-2

Table 2. Port Control Assignment

Pin	ALT 1		ALT 2		ALT 3		ALT 4	
	Input Port	Output Port	Output Port	Output Port	A INTR (Port A Interrupt)	A BF (Port A Buffer Full)	B INTR (Port B Interrupt)	B BF (Port B Buffer Full)
PC0	Input Port	Output Port	Output Port	Output Port	A STB (Port A Strobe)	A STB (Port A Strobe)	B STB (Port B Strobe)	B STB (Port B Strobe)
PC1	Input Port	Output Port	Output Port	Output Port	Output Port	Output Port	Output Port	Output Port
PC2	Input Port	Input Port	Input Port	Input Port	Output Port	Output Port	Output Port	Output Port
PC3	Input Port	Input Port	Input Port	Input Port	Output Port	Output Port	Output Port	Output Port
PC4	Input Port	Input Port	Input Port	Input Port	Output Port	Output Port	Output Port	Output Port
PC5	Input Port	Input Port	Input Port	Input Port	Output Port	Output Port	Output Port	Output Port

**TIMER SECTION**

Note in the diagram that when the I/O ports are programmed to be output ports, the contents of the output ports can still be read by a READ operation when appropriately addressed.

The outputs of the 8155H/8155H are "glitch-free" remaining at one level ("1" or "0") at the position that was previously written to the port if the port is in the input mode. The result is that each time a port mode is changed from input to output, the output pins will go low. When the 8155H/8155H is RESET, the output registers are all cleared and all 3 ports enter the input mode.

When both ALT 1 or ALT 2 modes, the bits of PORT C are structured like the diagram above in the simple input or output mode, respectively.

Reading from an input port with nothing connected to the pins will provide unpredictable results.

Figure 9 shows how the 8155H/8155H I/O ports might be configured in typical MCS-85 systems.

Bits 6-7 (TM2 and TM1) of command register contents are used to start and stop the counter. There are four commands to choose from:

TM2 TM1  
0 0 NOP — Do not affect counter operation  
0 1 STOP — NOP if timer has not started.  
1 0 STOP AFTER TC — Stop immediately after present TC is reached (NOPI) timer has not started.

1 1 START — Load mode and CNT length and start immediately after loading if timer is not presently running. If timer is running, start the new mode and CNT length immediately after present TC is reached.

Note that while the counter is counting, you may load a new count and mode into the count, length, registers. Before the new count and mode will be used by the counter, you must issue a START command to the counter. This applies even though you may only want to change the count and use the previous mode.

The timer has the I/O address XXXXX100 for the low order byte of the register and the I/O address XXXXX101 for the high order byte of the register. (See Figure 7).

To program the timer, the COUNT LENGTH REG is loaded first, one byte at a time, by selecting the timer addresses,

bits 0-13 of the high order count register will specify the length of the next count and bits 14-15 of the high order

register will specify the timer output mode (see Figure 10).

The value loaded into the count length register can have any value from 25 through 3FFFH in Bits 0-13.

PORT	PORT C								LSS OR CNT LENGTH
	M2	M1	T <sub>0</sub>	T <sub>1</sub>	T <sub>2</sub>	T <sub>3</sub>	T <sub>4</sub>	T <sub>5</sub>	
1	1	1	1	1	1	1	1	1	1
2	1	1	1	1	1	1	1	1	1

Figure 10. Timer Format

There are four modes to choose from: M2 and M1 define the timer mode, as shown in Figure 11.




Figure 11. Timer Modes

The counter in the 8155H is not initialized to any particular mode or count when hardware RESET occurs, but RESET does stop the counting. Therefore, counting cannot begin following RESET until a START command is issued via the CS register.

Please note that the timer circuit on the 8155H/8155H chip is designed to be a square-wave timer, not an event counter. To achieve this, it counts down by twos, twice in completing one cycle. Thus, its registers do not contain values directly representing the number of TIMER IN pulses received. You cannot load an initial value of 1 into the count register and cause the timer to operate. As its terminal count value is 10 binary (or 2 decimal), (for the detection of single pulses, it is suggested that one of the hardware interrupt pins on the 8055AH be used.) After the timer has started counting down, the values residing in the count registers can be used to calculate the actual number of TIMER IN pulses required to complete the timer cycle if desired. To obtain the remaining count, perform the following operations in order:

1. Stop the count.
2. Read in the 16-bit value from the count/length registers.
3. Reset the upper two mode bits.
4. Reset the carry and rotate right one position all 16 bits through carry.
5. If carry is set, add 1/2 of the full original count (1/2 full count) — 1 if full count is odd.




Figure 12. Asymmetrical Square-Wave Output Resulting from Count of 9

In case of an odd-numbered count, the first half-cycle of the squarewave output, which is high, is one count longer than the second (low) half-cycle, as shown in Figure 12.

Figure 9 and 10 refer to the section on effects in multi timer mode.

Note: If you started with an odd count and you read the count/length register before the first count pulse occurs, you will not be able to discern whether one or two counts has occurred. Regardless of this, the 8155H/8155H always counts out the right number of pulses in generating the TIMER OUT waveform.

# 16,384-BIT EPROM WITH I/O 8755A/8755A-2

- 2048 Words x 8 Bits
  - Single + 5V Power Supply (V<sub>cc</sub>)
  - Directly Compatible with 8085A and 8088 Microprocessors
  - U.V. Erasable and Electrically Reprogrammable
  - Each I/O Port Line Individually Programmable as Input or Output
  - Multiplexed Address and Data Bus
  - 40-Pin DIP
  - Available in EXPRESS
    - Standard Temperature Range
    - Extended Temperature Range

Internal Address Labels

The Intel® 8755A is an erasable and electrically reprogrammable ROM (EPROM) and I/O chip to be used in the 8054H APIX® 86 microprocessor systems. The EEPROM portion is organized as 2048 words by 8 bits. It has a maximum access time of 450 ns to permit use with no wait states in an 8054H CPL.

The I/O port consists of 2 general purpose I/O ports. Each I/O port has 8 port lines, and each line provides one bit of output.

The 8755A-2 is a high speed selected version of the 8755A compatible with the 5 MHz BRSAAH-2 and the 5 MHz iAPX 86

The 6502 is a microprocessor.

PHOTO AND CELESTIAL  
CLOUDS

ANSWER

READY 15  
READY 16  
READY 17  
READY 18  
READY 19  
READY 20

GW IN STZAV 31 1%  
GW IN STZAV 2 26 1%  
ALE 11

100% 90% 80% 70% 60% 50% 40% 30% 20% 10% 0%


19 1942  
20 1943  
21 1944

26 1/16 23 1/16  
AD<sub>1</sub> 17 AD<sub>2</sub> 18


Table 1. Pin Description

Name and Function			
Symbol	Type	Type	Name and Function
ALE	I	O	Address Latch Enable: When Address Latch Enable goes high, AD <sub>0</sub> -7, IOM <sub>1</sub> , CE <sub>1</sub> , CE <sub>2</sub> , ALE and CLK <sub>H</sub> are forced low until the Chip Enables are active during the time ALE is high, and remain low until the rising edge of the next CLK <sub>H</sub> . (See Figure 6c.)
AD <sub>0</sub> -7	I	VO	Port A: These are general purpose I/O pins. Their input/output direction is determined by the contents of Data Direction Register (DDR). Port A is selected for write operations when the Chip Enables are active and IOW is low and a 0 was previously latched from AD <sub>0</sub> -AD <sub>7</sub> . Read Operation is selected by either IOR low and active Chip Enables and AD <sub>0</sub> and AD <sub>1</sub> low, or IOR high and AD <sub>0</sub> low active Chip Enables, and AD <sub>0</sub> and AD <sub>1</sub> high.
A <sub>8</sub> -10	I	VO	Port B: This general purpose I/O port is identical to Port A except that it is selected by a 1 latched from AD <sub>0</sub> and a 0 from AD <sub>1</sub> .
PROG/CE <sub>1</sub>	I	I	RESET - I Reset: In normal operation, an input High on RESET causes all pins in Ports A and B to assume Input mode (clear DDR register).
CE <sub>2</sub>	I	I	IOR: When the Chip Enables are active, a low on IOR will enable the selected I/O port onto the AD bus. IOR performs the same function as the combination of IOM <sub>1</sub> high and RD low. When IOR is not used in a system, IOR should be tied to Vcc ("1").
IOM <sub>1</sub>	I	Vcc	V <sub>DD</sub> : Reference.
RD	I	V <sub>DD</sub>	Power Supply: Vcc is a programming voltage, and must be tied to Vcc when the E2PROM is being read.
IOW	I	V <sub>DD</sub>	For Programming: a high voltage is supplied with Vcc = 25V, typical. (See section on programming.)

**Figure 2.** Pin Configuration



**Figure 1.** Block Diagram




- 1 -

INTEL CORPORATION 1990



# RAJAH PIN LUAR CIP DAC0808, ADC 0801, DAN RAM STATIK 2114

DAC0808



ADC0801

