

UNIVERSITI SAINS MALAYSIA

**Peperiksaan Semester Pertama
Sidang Akademik 1997/98**

September/Okttober 1997

IQK 211/3 - SISTEM DIGIT

[Masa: 3 jam]

Sila pastikan bahawa kertas soalan ini mengandungi **TUJUHBELAS (17)** mukasurat yang bercetak termasuk lampiran sebelum anda memulakan peperiksaan ini.

Sila Jawab **LIMA (5)** soalan. Soalan mesti dijawab di dalam **Bahasa Malaysia**.

Semua kertas Data (*Data Sheet*) disediakan di dalam Lampiran.

1. (a) Kurangkan persamaan Boolean yang berikut dengan menggunakan teorem Boolean dan syarat-syarat De Morgan.

- (a) *Minimize the following Boolean equation using Boolean theorems and De Morgan's laws.*

$$Y = A(C\bar{D} + \bar{C}\bar{D}) + A\bar{B}D + \bar{A}\bar{B}C\bar{D}$$

(35 markah)

- (b) Paparan tujuh ruas digunakan untuk memaparkan angka perpuluhan (Rajah 1). Setiap ruas dikawal secara berasingan dan apabila kesemua

ruas 'on' angka 8 dipaparkan. Ruas bawah kiri di on apabila angka-angka 0, 2, 6 dan 8 di paparkan.

- (b) *Seven segment displays are used to display decimal digits (Figure 1). Each segment is controlled separately, and when all the seven segments are on, the number 8 is displayed. The lower left segment comes on when displaying the numbers 0, 2 ,6, and 8.*


(i) Rekabentuk sebuah litar yang mengeluarkan HIGH (1) apabila sebuah kod BCD 4-bit diterjemahkan kepada suatu nombor yang menggunakan ruas bawah kiri.

(i) *Design a circuit that outputs a HIGH (1) whenever a 4-bit BCD code translates to a number that uses the lower light segment.*

(ii) Lakarkan litar anda dengan menggunakan get-get NAND berinput 2.

(ii) *Draw your circuit using 2 input NAND gates.*

(65 markah)



Rajah 1

2. (a) Apakah input-input taksegerak sebuah flip-flop JK? Bagaimanakah input-input ini memberi kesan terhadap output? Sila beri satu penggunaan input-input taksegerak ini.


(a) *What are the asynchronous inputs of a JK flip-flop? How do they effect the output? Give an application of these asynchronous inputs.*

(40 markah)

(b) Litar di Rajah 2 menunjukkan sebuah flip-flop D dipicu tepi positif. Bentuk gelombang - bentuk gelombang diberi pada A dan C_P . Lakarkan bentuk gelombang - bentuk gelombang pada D , Q , \bar{Q} dan X .

(b) *The circuit in Figure 2 shows a positive edge-triggered D flip-flop. The waveforms shown are applied to the inputs at A and C_P . Sketch the resultant waveforms at D, Q, \bar{Q} and X.*

(60 markah)



Rajah 2

3. (a) Secara ringkas, jelaskan yang berikut dengan bantuan bentuk gelombang-bentuk gelombang yang sesuai.
- (i) Pemultigetar dwistabil
 - (ii) Pemultigetar monostabil
 - (iii) Pemultigetar astabil

(a) *Explain briefly the following with the help of relevant waveforms.*

- (i) *Bistable Multivibrator*
- (ii) *Monostable multivibrator*
- (iii) *Astable multivibrator*

(40markah)

(b) Degan menggunakan IC 74121, rekabentuk sebuah litar untuk menukar 50 Khz, 80% kitar tugas bentuk gelombang empat segi kepada 50 Khz, 50% kitar tugas bentuk gelombang empat segi.

(b) *Design a circuit using a 74121 to convert a 50 -Khz, 80% duty cycle square wave to a 50 Khz 50% duty cycle square wave.*

(60markah)

4. (a) Secara ringkas, jelaskan fungsi litar dalam Rajah (3).


(a) *Briefly explain the function of the circuit in Figure 3.*

(40 markah)

- (b) Dalam Rajah (3), anggap input-input yang berikut pada $[A] = 0101$, $[B] = 1001$, $C_0 = 0$. Apakah paras-paras logic pada $[S]$, X , $[\Sigma]$ dan CARRY.

- (b) *Assume the following inputs in Figure 3: $[A] = 0101$, $[B] = 1001$, $C_0 = 0$. Determine the logic levels at $[S]$, X , $[\Sigma]$ and CARRY.*


(20 markah)



Rajah 3

- (c) Rajah (4) menunjukkan sebuah "4-bit 2's complement adder/subtractor". Litar ini cuba menolak $9 - 3$ ($1001 - 0011$) tetapi mendapat jawapan 10 (1010) iaitu suatu jawapan yang salah. Keadaan logik yang direkod pada nod-nod yang tertentu adalah seperti yang ditunjukkan di rajah. Kenalpasti bahagian-bahagian rosak di litar ini.
- (c) *Shown in Figure (4) is a 4-bit 2's complement adder/subtractor. This circuit is attempting to subtract $9 - 3$ ($1001 - 0011$) but keep getting the wrong answer of 10 (1010). Each test node is labeled with the logic state observed using a logic probe. Find the faulty parts in the circuit.*

(40 markah)



Rajah 4

5. (a) Spesifikasi-spesifikasi IC yang manakah digunakan untuk mengenalpasti jumlah get sebuah keluarga logik yang dapat di dorong oleh output daripada get logic daripada keluarga logik yang berlainan?

(a) *What IC specifications are used to determine how many gates of one family can be driven from the output of a logic gate of another family?*

(5.0 markah)

(b) Sebuah songsang 74HCT04 perlu digunakan untuk mendorong get-get yang berikut: 7400 (NAND), 7402 (NOR), 74LS08 (AND), dan 74AL32 (OR). Lakarkan litar dan label voltan dan arus keadaan terburuk pada setiap input dan output. Adakah serasián voltan dan arus yang penuh dalam litar ini? (Sila rujuk kepada Jadual 1 di Appendix untuk data-data yang berkaitan.)

- (b) One 74HCT04 inverter is to be used to drive one input to each of the following gates: 7400 (NAND), 7402 (NOR), 74LS08 (AND), and 74AL32 (OR). Draw the circuit and label input and output worst-case voltages and currents. Will there be total voltage and current compatibility? (Please refer to Table 1 in Appendix for relevant data.)

(50 markah)

6. (a) Secara ringkas jelaskan dan bandingkan yang berikut:

- (i) Pembilang taksegerak
(ii) pembilang segerak


- (a) Briefly explain and compare the following:
(i) Asynchronous counters
(ii) Synchronous counters

(50 markah)

- (b) Jelaskan operasi litar dalam Rajah (5). Lakarkan bentuk gelombang pada Q_B di 74LS393 dan Q_C di 74LS90. Tentukan kitar tugas output pada Q_C di 7490.

- (b) *Explain the operation of the circuit shown in Figure (5). Sketch the following waveforms: Q_B of 74LS393 and Q_C of 74LS90. Determine the duty cycle of the ouput at the Q_C of the 7490.*


(50 markah)

*Rajah 5*


ooooooooooooooo

Lampiran

54/74121 MONOSTABLE MULTIVIBRATOR																										
DESCRIPTION — The '121 features positive and negative dc level triggering inputs and complementary outputs. Input pin 5 directly activates a Schmitt circuit which provides temperature compensated level detection, increases immunity to positive-going noise and assures jitter-free response to slowly rising triggers. When triggering occurs, internal feedback latches the circuit, prevents re-triggering while the output pulse is in progress and increases immunity to negative-going noise. Noise immunity is typically 1.2 V at the inputs and 1.5 V on Vcc. Output pulse width stability is primarily a function of the external Rx and Cx chosen for the application. A 2 kΩ internal resistor is provided for optional use where output pulse width stability requirements are less stringent. Maximum duty cycle capability ranges from 67% with a 2 kΩ resistor to 90% with a 40 kΩ resistor. Duty cycles beyond this range tend to reduce the output pulse width. Otherwise, output pulse width follows the relationship: $t_w = 0.69 R_x C_x$																										
ORDERING CODE: See Section 9 <table border="1"> <thead> <tr> <th rowspan="2">PKGS</th> <th rowspan="2">PIN OUT</th> <th>COMMERCIAL GRADE</th> <th>MILITARY GRADE</th> <th rowspan="2">PKG TYPE</th> </tr> <tr> <td>Vcc = +5.0 V ±5%, TA = 0°C to +70°C</td> <td>Vcc = +5.0 V ±10%, TA = -55°C to +125°C</td> </tr> </thead> <tbody> <tr> <td>Plastic DIP (P)</td> <td>A</td> <td>74121PC</td> <td></td> <td>9A</td> </tr> <tr> <td>Ceramic DIP (D)</td> <td>A</td> <td>74121DC</td> <td>54121DM</td> <td>6A</td> </tr> <tr> <td>Flatpak (F)</td> <td>A</td> <td>74121FC</td> <td>54121FM</td> <td>3I</td> </tr> </tbody> </table>					PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE	Vcc = +5.0 V ±5%, TA = 0°C to +70°C	Vcc = +5.0 V ±10%, TA = -55°C to +125°C	Plastic DIP (P)	A	74121PC		9A	Ceramic DIP (D)	A	74121DC	54121DM	6A	Flatpak (F)	A	74121FC	54121FM	3I
PKGS	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	PKG TYPE																						
		Vcc = +5.0 V ±5%, TA = 0°C to +70°C	Vcc = +5.0 V ±10%, TA = -55°C to +125°C																							
Plastic DIP (P)	A	74121PC		9A																						
Ceramic DIP (D)	A	74121DC	54121DM	6A																						
Flatpak (F)	A	74121FC	54121FM	3I																						
INPUT LOADING/FAN-OUT: See Section 3 for U.L.definitions																										
PIN NAMES		DESCRIPTION		54/74 (U.L.) HIGH/LOW																						
\bar{A}_1, \bar{A}_2		Trigger Inputs (Active Falling Edge)		1.0/1.0																						
B		Schmitt Trigger Input (Active Rising Edge)		2.0/2.0																						
Q, \bar{Q}		Outputs		20/10																						

CONNECTION DIAGRAM
PINOUT A

LOGIC SYMBOL



Vcc = Pin 14
GND = Pin 7
NC = Pins 2,8,12,13


J A D U A L I

Worst-Case Values for Interfacing Considerations^a

Parameter	4000B CMOS	74HCMOS	74HCTMOS	74TTL	74LSTTL	74ALSTTL
226	V_{IH} (min.) (V)	3.33	3.5	2.0	2.0	2.0
	V_{IL} (max.) (V)	1.67	1.0	0.8	0.8	0.8
	V_{OH} (min.) (V)	4.95	4.9	2.4	2.7	2.7
	V_{OL} (max.) (V)	0.05	0.1	0.4	0.4	0.4
	I_{IH} (max.) (μ A)	1	1	40	20	20
	I_{IL} (max.) (μ A)	-1	-1	-1600	-400	-100
	I_{OH} (max.) (mA)	-0.51	-4	-0.4	-0.4	-0.4
	I_{OL} (max.) (mA)	0.51	4	16	8	4


^aAll values are for $V_{supply} = 5.0$ V.

74LS393




One of the two counters in the 74LS393 package. Note that each flip-flop's output is used as the clock input (T) to the next flip-flop in line. (Reprinted by permission of Texas Instruments.)

74LS90



(a)



(b)

(a) Logic diagram and (b) IEC symbol for the 74LS90 decade counter. (Reprint by permission of Texas Instruments.)